Limited switch dynamic logic circuits for high-speed low-power circuit design

被引：6
|
作者：
Belluomini, W
Jamsek, D
Martin, AK
McDowell, C
Montoye, RK
Ngo, HC
Sawada, J
机构：
[1] IBM Corp, Almaden Res Ctr, Div Res, San Jose, CA 95120 USA
[2] IBM Corp, Div Res, Austin Res Lab, Austin, TX 78758 USA
来源：
IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 2006年 / 50卷 / 2-3期
关键词：
D O I：
10.1147/rd.502.0277
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a new circuit family-limited switch dynamic logic (LSDL). LSDL is a hybrid between a dynamic circuit and a static latch that combines the desirable properties of both circuit families. The paper also describes many enhancements and extensions to LSDL that increase its logical capability. Finally, it presents the results of two multiplier designs, one fabricated in 130-nm technology and one in 90-nm technology. The 130- and 90-nm designs respectively reach speeds up to 2.2 GHz and 8 GHz.
引用
收藏
页码：277 / 286
页数：10
相关论文
共 50 条
  • [21] Low-power super-threshold FinFET domino logic circuits for high-speed applications
    Bo, Hong
    Jianping, Hu
    Dongmei, Li
    Chenghao, Han
    Open Automation and Control Systems Journal, 2014, 6 (01): : 907 - 912
  • [22] A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology
    Garg, Sandeep
    Gupta, Tarun K.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
  • [23] Low-power BiCMOS circuits for high-speed interchip communication
    Intel Corp, Portland, United States
    IEEE J Solid State Circuits, 4 (604-609):
  • [24] VLSI circuits for low-power high-speed asynchronous addition
    Perri, S
    Corsonello, P
    Cocorullo, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 608 - 613
  • [25] Low-power BiCMOS circuits for high-speed interchip communication
    Elrabaa, MS
    Elmasry, MI
    Malhi, DS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 604 - 609
  • [26] LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC
    REES, H
    SANGHERA, GS
    WARRINER, RA
    ELECTRONICS LETTERS, 1977, 13 (06) : 156 - 158
  • [27] High-Speed Low-Power FinFET Based Domino Logic
    Rasouli, Seid Hadi
    Koike, Hanpei
    Banerjee, Kaustav
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 829 - +
  • [28] BICMOS NONTHRESHOLD LOGIC FOR HIGH-SPEED LOW-POWER APPLICATIONS
    BELLAOUAR, A
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (08) : 1165 - 1167
  • [29] GAAS MOSFET FOR LOW-POWER HIGH-SPEED LOGIC APPLICATIONS
    MIMURA, T
    YOKOYAMA, N
    KUSAKAWA, H
    SUYAMA, K
    FUKUTA, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1828 - 1828
  • [30] Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM
    Lee, Hochul
    Alzate, Juan G.
    Dorrance, Richard
    Cai, Xue Qing
    Markovic, Dejan
    Amiri, Pedram Khalili
    Wang, Kang L.
    IEEE TRANSACTIONS ON MAGNETICS, 2015, 51 (05)
12345