Limited switch dynamic logic circuits for high-speed low-power circuit design

被引：6

作者：

Belluomini, W

Jamsek, D

Martin, AK

McDowell, C

Montoye, RK

Ngo, HC

Sawada, J

机构：

[1] IBM Corp, Almaden Res Ctr, Div Res, San Jose, CA 95120 USA

[2] IBM Corp, Div Res, Austin Res Lab, Austin, TX 78758 USA

来源：

IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 2006年 / 50卷 / 2-3期

关键词：

D O I：

10.1147/rd.502.0277

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a new circuit family-limited switch dynamic logic (LSDL). LSDL is a hybrid between a dynamic circuit and a static latch that combines the desirable properties of both circuit families. The paper also describes many enhancements and extensions to LSDL that increase its logical capability. Finally, it presents the results of two multiplier designs, one fabricated in 130-nm technology and one in 90-nm technology. The 130- and 90-nm designs respectively reach speeds up to 2.2 GHz and 8 GHz.

引用

页码：277 / 286

页数：10

共 50 条

[31] Low-power, high-speed sram design: A review
Soon-Hwei, Tan
Poh-Yee, Loh
Sulaiman, Mohd-Shahiman
Yusoff, Zubaida
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (01): : 5 - 11
[32] Low-power high-speed current comparator design
Banks, D.
Toumazou, C.
ELECTRONICS LETTERS, 2008, 44 (03) : 171 - U2
[33] Low-power design of high-speed A/D converters
Kawahito, S
Honda, K
Furuta, M
Kawai, N
Miyazaki, D
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 468 - 478
[34] Design and Implementation of a Low-Power, High-Speed Comparator
Deepika, V.
Singh, Sangeeta
2ND INTERNATIONAL CONFERENCE ON NANOMATERIALS AND TECHNOLOGIES (CNT 2014), 2015, 10 : 314 - 322
[35] Low-power, high-speed CMOS VLSI design
Kuroda, T
ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
[36] LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT
Patel, Chandrahash
Veena, C. S.
PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
[37] ACTIVE-PULL-DOWN NONTHRESHOLD LOGIC BICMOS CIRCUITS FOR HIGH-SPEED LOW-POWER APPLICATIONS
SHARAF, KM
ELMASRY, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (06) : 691 - 695
[38] Single-rail MOS current mode logic circuits for low-power and high-speed applications
Li, Hong
Cao, Ruiping
Hu, Jianping
Advances in Information Sciences and Service Sciences, 2012, 4 (22): : 27 - 36
[39] A Dynamic Voltage-Combiners Biased OTA for Low-Power and High-Speed SC Circuits
Povoa, R.
Canelas, A.
Martins, R.
Lourenco, N.
Horta, N.
Goes, J.
2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 121 - 124
[40] Review on Domino Logic Techniques for High Speed Low-Power Logic Circuit Application
Bala, T. Vinoth
Rishi, P. L.
Sharuya, R.
Subashree, N.
Sneha, M.
Sabarikannan, M. M.
2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 968 - 971

← 1 2 3 4 5 →