共 50 条
- [1] Design and simulated annealing optimization of a static comparator for low-power high-speed CMOS VLSI [J]. 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 355 - 359
- [6] Tehrahertz CMOS Design for Low-Power and High-Speed Wireless Communication [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (12): : 1091 - 1104
- [7] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
- [8] Design of high-speed low-power parallel-prefix VLSI adders [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 248 - 257
- [9] High-speed and low-power CMOS priority encoders [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
- [10] CMOS comparators for high-speed and low-power applications [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +