Low-power, high-speed CMOS VLSI design

被引:19
|
作者
Kuroda, T [1 ]
机构
[1] Keio Univ, Dept Elect Engn, Kohoku Ku, Yokohama, Kanagawa 2238522, Japan
关键词
D O I
10.1109/ICCD.2002.1106787
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Ubiquitous computing is a next generation information technology where computers and communications will be scaled further, merged together, and materialized in consumer applications. Computers will be invisible behind broadband networks as servers, while terminals will come closer to us as wearable/implantable devices, more friendly devices with sophisticated human-computer-interactions. IC chips will be implanted everywhere so that things can think and talk for distributed information processing. Key technologies here are low power, low cost, and good interface especially for wireless data communications. Low-power, high-speed CMOS circuit techniques will be presented in this paper, including low-voltage design with variable/multiple V-DD/V-TH control, embedded memory technology for reducing capacitance, and low-switching activity design.
引用
收藏
页码:310 / 315
页数:6
相关论文
共 50 条
  • [1] Design and simulated annealing optimization of a static comparator for low-power high-speed CMOS VLSI
    Kheradmand-Boroujeni, B
    Shojaee, K
    Afzali-Kusha, A
    [J]. 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 355 - 359
  • [2] A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits
    Bisdounis, L
    Gouvetas, D
    Koufopavlou, O
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (06) : 599 - 613
  • [3] Analysis and design of high-speed and low-power CMOS PLAs
    Wang, JS
    Chang, CR
    Yeh, CW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1250 - 1262
  • [4] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    [J]. Journal of Semiconductors., 2017, 38 (10) - 87
  • [5] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    [J]. Journal of Semiconductors, 2017, (10) : 83 - 87
  • [6] Tehrahertz CMOS Design for Low-Power and High-Speed Wireless Communication
    Fujishima, Minoru
    Amakawa, Shuhei
    Takano, Kyoya
    Katayama, Kosuke
    Yoshida, Takeshi
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (12): : 1091 - 1104
  • [7] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
    Fouzy, B. B. A.
    Reaz, M. B. I.
    Bhuiyan, M. A. S.
    Badal, M. T. I.
    Hashim, F. H.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
  • [8] Design of high-speed low-power parallel-prefix VLSI adders
    Dimitrakopoulos, G
    Kolovos, P
    Kalogerakis, P
    Nikolos, D
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 248 - 257
  • [9] High-speed and low-power CMOS priority encoders
    Wang, JS
    Huang, CH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
  • [10] CMOS comparators for high-speed and low-power applications
    Menendez, Eric R.
    Maduike, Dumezie K.
    Garg, Rajesh
    Khatri, Sunil P.
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +