A comparative study of CMOS circuit design styles for low-power high-speed VLSI circuits

被引：10

作者：

Bisdounis, L ^{[1
]}

Gouvetas, D ^{[1
]}

Koufopavlou, O ^{[1
]}

机构：

[1] Univ Patras, Dept Elect & Comp Engn, VLSI Design Lab, Patras 26500, Greece

来源：

INTERNATIONAL JOURNAL OF ELECTRONICS | 1998年 / 84卷 / 06期

关键词：

D O I：

10.1080/002072198134454

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An important issue in the design of VLSI circuits is the choice of the basic circuit approach and topology for implementing various logic and arithmetic functions. In this paper, several static and dynamic CMOS circuit design styles are evaluated in terms of area, propagation delay and power dissipation. The different design styles are compared by performing detailed transistor-level simulations on a benchmark circuit using HSPICE, and analysing the results in a statistical way. Based on the results of our analysis, some of the trade-offs that are possible during the design phase in order to improve the circuit power-delay product are identified.

引用

页码：599 / 613

页数：15

共 50 条

[1] Low-power, high-speed CMOS VLSI design
Kuroda, T
[J]. ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
[2] VLSI circuits for low-power high-speed asynchronous addition
Perri, S
Corsonello, P
Cocorullo, G
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 608 - 613
[3] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
Berg, Yngvar
Mirmotahari, Omid
[J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
[4] Asynchronous design for high-speed and low-power circuits
Beerel, Peter A.
[J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 669 - 669
[5] Design and simulated annealing optimization of a static comparator for low-power high-speed CMOS VLSI
Kheradmand-Boroujeni, B
Shojaee, K
Afzali-Kusha, A
[J]. 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 355 - 359
[6] Limited switch dynamic logic circuits for high-speed low-power circuit design
Belluomini, W
Jamsek, D
Martin, AK
McDowell, C
Montoye, RK
Ngo, HC
Sawada, J
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (2-3) : 277 - 286
[7] A robust high-speed and low-power CMOS current comparator circuit
Chen, L
Shi, BX
Lu, C
[J]. 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
[8] Design criterion for high-speed low-power SC circuits
Amoroso, F. A.
Pugliese, A.
Cappuccino, G.
[J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (10) : 1067 - 1078
[9] Impact of strain on the design of low-power high-speed circuits
Ramakrishnan, H.
Maharatna, K.
Chattopadhyay, S.
Yakovlev, A.
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1153 - +
[10] Analysis and design of high-speed and low-power CMOS PLAs
Wang, JS
Chang, CR
Yeh, CW
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (08) : 1250 - 1262

← 1 2 3 4 5 →