Reliability Improvement of Gate-All-Around Junctionless SONOS Memory by Joule Heat From Inherent Nanowire Current

被引:1
|
作者
Lee, Jung-Woo [1 ]
Han, Joon-Kyu [1 ]
Kim, Myung-Su [1 ]
Yu, Ji-Man [1 ]
Jung, Jin-Woo [1 ]
Yun, Seong-Yun [1 ]
Choi, Yang-Kyu [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Border trap ( Nbt); bulk trap ( Nbulk); electrothermal; annealing (ETA); endurance; gate-all-around (GAA); Joule heat; junctionless (JL); low-frequency noise (LFN); silicon channel (S); tunneling oxide (O); charge trap nitride (N); blocking oxide (O); and poly silicon gate (S) (SONOS); stress-induced leakage current (SILC); DATA RETENTION CHARACTERISTICS; THERMAL-CONDUCTIVITY; SILICON; STRESS; DEGRADATION; GENERATION; DEUTERIUM; NITROGEN; OXIDE;
D O I
10.1109/TED.2022.3209646
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Endurance to cyclic program/erase (P/E) was experimentally improved by Joule heat from inherent nanowire current I-nanowire in a gate-all-around (GAA)-based junctionless (JL) silicon channel (S), tunneling oxide (O), charge trap nitride (N), blocking oxide (O), and poly-silicon gate (S) (SONOS) flash memory. Bulk conduction in the JL structure is favorable to flow I-nanowire across a source and a drain to generate Joule heat for electro-thermal annealing (ETA). Increased temperature ( T ) arising from Joule heat was utilized to cure the damage caused by iterative P/E operations. To quantitatively evaluate the level of induced damage by P/E cycling and cured damage by Joule heat, border trap density (N-bt ) in a tunneling oxide was analyzed through low-frequency noise (LFN) measurements. Stress-induced leakage current (SILC), which is related to bulk trap density ( N-bulk ), was measured and compared before and after ETA. The operation-induced damage was mostly recovered by ETA, which does not require any structural change to drive Joule heat or to make an extra nanoheater.
引用
收藏
页码:6133 / 6138
页数:6
相关论文
共 50 条
  • [1] Reliability Improvement of Gate-All-Around SONOS Memory by Joule Heat From Gate-Induced Drain Leakage Current
    Lee, Jung-Woo
    Han, Joon-Kyu
    Yu, Ji-Man
    Lee, Geon-Beom
    Tcho, Il-Woong
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (01) : 115 - 119
  • [2] Gate-all-around twin silicon nanowire SONOS memory
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Keun Hwi
    Li, Ming
    Yeoh, Yun young
    Hong, Ki-Ha
    Kim, Sung-Han
    Koh, Young-Ho
    Jung, Sunggon
    Jang, WonJun
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    [J]. 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 142 - +
  • [3] Tunneling Leakage Current of Gate-All-Around Nanowire Junctionless Transistor with an Auxiliary Gate
    Zhao, Linyuan
    Chen, Wenjie
    Liang, Renrong
    Liu, Yu
    Xu, Jun
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [4] Si-nanowire based gate-all-around nonvolatile SONOS memory cell
    Fu, J.
    Singh, N.
    Buddharaju, K. D.
    Teo, S. H. G.
    Shen, C.
    Jiang, Y.
    Zhu, C. X.
    Yu, M. B.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    Gnani, E.
    Baccarani, G.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2008, 29 (05) : 518 - 521
  • [5] Characteristics of Elliptical Gate-All-Around SONOS Nanowire With Effective Circular Radius
    Lee, Myoung-Sun
    Park, Byung-Gook
    Cho, Il Hwan
    Lee, Jong-Ho
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (11) : 1613 - 1615
  • [6] Modeling of gate-all-around charge trapping SONOS memory cells
    Gnani, E.
    Reggiani, S.
    Gnudi, A.
    Baccarani, G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    [J]. SOLID-STATE ELECTRONICS, 2010, 54 (09) : 997 - 1002
  • [7] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    [J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [8] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    V. Bharath Sreenivasulu
    Vadthiya Narendar
    [J]. Silicon, 2022, 14 : 7461 - 7471
  • [9] Trans-capacitance modeling in junctionless gate-all-around nanowire FETs
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    [J]. SOLID-STATE ELECTRONICS, 2014, 96 : 34 - 37
  • [10] Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
    Su, Chun-Jung
    Tsai, Tzu-I
    Liou, Yu-Ling
    Lin, Zer-Ming
    Lin, Horng-Chih
    Chao, Tien-Sheng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 521 - 523