Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels

被引：153

作者：

Su, Chun-Jung ^{[1
]}

Tsai, Tzu-I ^{[2
]}

Liou, Yu-Ling ^{[3
,4
]}

Lin, Zer-Ming ^{[3
,4
]}

Lin, Horng-Chih ^{[3
,4
]}

Chao, Tien-Sheng ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Nano Facil Ctr, Hsinchu 300, Taiwan

[2] Natl Chiao Tung Univ, Dept Electrophys, Hsinchu 300, Taiwan

[3] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[4] Natl Chiao Tung Univ, Inst Elect, Hsinchu 300, Taiwan

来源：

IEEE ELECTRON DEVICE LETTERS | 2011年 / 32卷 / 04期

关键词：

Accumulation mode; gate all around (GAA); inversion mode (IM); nanowire (NW); thin-film transistor (TFT); THIN-FILM TRANSISTORS; LENGTH;

D O I：

10.1109/LED.2011.2107498

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this letter, we have investigated experimentally, for the first time, the feasibility of gate-all-around polycrystalline silicon (poly-Si) nanowire transistors with junctionless (JL) configuration by utilizing only one heavily doped poly-Si layer to serve as source, channel, and drain regions. In situ doped poly-Si material features high and uniform-doping concentration, facilitating the fabrication process. The developed JL device exhibits desirable electrostatic performance in terms of higher ON/OFF current ratio and lower source/drain series resistance as compared with the inversion-mode counterpart. Such scheme appears of great potential for future system-on-panel and 3-D IC applications.

引用

页码：521 / 523

页数：3

共 50 条

[1] Characteristics of Gate-All-Around Junctionless Polysilicon Nanowire Transistors With Twin 20-nm Gates
Liu, Tung-Yu
Pan, Fu-Ming
Sheu, Jeng-Tzong
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (05): : 405 - 409
[2] Gate-all-around poly-Si nanowire junctionless thin-film transistors with multiple channels
Tso, Chia-Tsung
Liu, Tung-Yu
Sheu, Jeng-Tzong
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (06)
[3] Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths
Yoon, Jun-Sik
Rim, Taiuk
Kim, Jungsik
Meyyappan, Meyya
Baek, Chang-Ki
Jeong, Yoon-Ha
APPLIED PHYSICS LETTERS, 2014, 105 (10)
[4] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
Moon, Dong-Il
Choi, Sung-Jin
Duarte, Juan Pablo
Choi, Yang-Kyu
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360
[5] Junctionless gate-all-around nanowire field-effect transistors with an extended gate in biomolecule detection
Chen, Chih-Wei
Lin, Ru-Zheng
Chiang, Li-Chuan
Pan, Fu-Ming
Sheu, Jeng-Tzong
JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (02)
[6] Simulation and Finite Element Analysis of Electrical Characteristics of Gate-all-Around Junctionless Nanowire Transistors
Chatterjee, Neel
Pandey, Sujata
JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (01)
[7] Fabrication and RTN Characteristics of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
Yang, Chen-Chen
Chen, Yung-Chen
Lin, Horng-Chih
Chang, Ruey-Dar
Li, Pei-Wen
Huang, Tiao-Yuan
2016 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2016, : 64 - 65
[8] Electron Tomography of Gate-All-Around Nanowire Transistors
Cherns, P. D.
Lorut, F.
Dupre, C.
Tachi, K.
Cooper, D.
Chabli, A.
Ernst, T.
16TH INTERNATIONAL CONFERENCE ON MICROSCOPY OF SEMICONDUCTING MATERIALS, 2010, 209
[9] Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors
Mukherjee, Chhandak
Larrieu, Guilhem
Maneux, Cristell
2020 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2020,
[10] Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
Yang, Chen-Chen
Peng, Kang-Ping
Chen, Yung-Chen
Lin, Horng-Chih
Li, Pei-Wen
2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 45 - 46

← 1 2 3 4 5 →