Reliability Improvement of Gate-All-Around SONOS Memory by Joule Heat From Gate-Induced Drain Leakage Current

被引:2
|
作者
Lee, Jung-Woo [1 ]
Han, Joon-Kyu [1 ]
Yu, Ji-Man [1 ]
Lee, Geon-Beom [1 ]
Tcho, Il-Woong [1 ]
Choi, Yang-Kyu [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Electro-thermal annealing (ETA); endurance; flash memory; gate-all-around (GAA); gateinduced drain leakage (GIDL); joule heat; low-frequency noise (LFN); nonvolatilememory (NVM); oxide trap; SONOS; THERMAL-CONDUCTIVITY; SILICON; STRESS; DAMAGE;
D O I
10.1109/TED.2021.3131288
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Endurance to cyclic program/erase (P/E) in a gate-all-around (GAA)-based SONOS flash memory device is improvedby Jouleheat, whichwas drivenby gate-induced drain leakage (GIDL) current (I-GIDL) with a current level of microamperes. By use of COMSOL simulation, induced temperature (T) by the I-GIDL is higher at the GAA with the ONO gate dielectrics than at a GAA with a thermal gate oxide due to the confined heat inside a silicon nanowire channel wrapped by a relatively thick ONO. Furthermore, T is high enough to cure the damage from the iterative P/E operations. For a quantitative evaluationof the damage level before and after cyclic P/E, border trap density (N-bt) in a tunneling oxide was analyzed with the aid of low-frequency noise (LFN) measurements. The damage was almost fully cured by I-GIDL without an external Joule heater or structural modifications because it is always around a MOSFET.
引用
收藏
页码:115 / 119
页数:5
相关论文
共 50 条
  • [1] Reliability Improvement of Gate-All-Around Junctionless SONOS Memory by Joule Heat From Inherent Nanowire Current
    Lee, Jung-Woo
    Han, Joon-Kyu
    Kim, Myung-Su
    Yu, Ji-Man
    Jung, Jin-Woo
    Yun, Seong-Yun
    Choi, Yang-Kyu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6133 - 6138
  • [2] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Sun, Yabin
    Tang, Yaxin
    Li, Xiaojin
    Shi, Yanling
    Wang, Teng
    Xu, Jun
    Liu, Ziyu
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1463 - 1470
  • [3] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Yabin Sun
    Yaxin Tang
    Xiaojin Li
    Yanling Shi
    Teng Wang
    Jun Xu
    Ziyu Liu
    [J]. Journal of Computational Electronics, 2020, 19 : 1463 - 1470
  • [4] Curing of Hot-Carrier Induced Damage by Gate-Induced Drain Leakage Current in Gate-All-Around FETs
    Park, Jun-Young
    Yun, Dae-Hwan
    Choi, Yang-Kyu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2019, 40 (12) : 1909 - 1912
  • [5] Gate-all-around twin silicon nanowire SONOS memory
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Keun Hwi
    Li, Ming
    Yeoh, Yun young
    Hong, Ki-Ha
    Kim, Sung-Han
    Koh, Young-Ho
    Jung, Sunggon
    Jang, WonJun
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    [J]. 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 142 - +
  • [6] GATE-INDUCED DRAIN LEAKAGE CURRENT IN MOS DEVICES
    NATHAN, V
    DAS, NC
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (10) : 1888 - 1890
  • [7] Modeling of gate-all-around charge trapping SONOS memory cells
    Gnani, E.
    Reggiani, S.
    Gnudi, A.
    Baccarani, G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    [J]. SOLID-STATE ELECTRONICS, 2010, 54 (09) : 997 - 1002
  • [8] Characteristics of gate-all-around polycrystalline silicon channel SONOS flash memory
    Seo, Joo Yun
    Lee, Sang-Ho
    Park, Se Hwan
    Kim, Wandong
    Kim, Do-Bin
    Park, Byung-Gook
    [J]. INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2014, 11 (1-4) : 116 - 125
  • [9] Gate-Induced Drain Leakage Reduction in Cylindrical Dual-Metal Hetero-Dielectric Gate All Around MOSFET
    Rewari, Sonam
    Nath, Vandana
    Haldar, Subhasis
    Deswal, S. S.
    Gupta, R. S.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 3 - 10
  • [10] Modeling of gate leakage in cylindrical gate-all-around transistors
    Solanki, Ravi
    Minase, Saniya
    Mahajan, Ashutosh
    Patrikar, Rajendra
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (05) : 1694 - 1701