Reliability Improvement of Gate-All-Around Junctionless SONOS Memory by Joule Heat From Inherent Nanowire Current

被引:1
|
作者
Lee, Jung-Woo [1 ]
Han, Joon-Kyu [1 ]
Kim, Myung-Su [1 ]
Yu, Ji-Man [1 ]
Jung, Jin-Woo [1 ]
Yun, Seong-Yun [1 ]
Choi, Yang-Kyu [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea
基金
新加坡国家研究基金会;
关键词
Border trap ( Nbt); bulk trap ( Nbulk); electrothermal; annealing (ETA); endurance; gate-all-around (GAA); Joule heat; junctionless (JL); low-frequency noise (LFN); silicon channel (S); tunneling oxide (O); charge trap nitride (N); blocking oxide (O); and poly silicon gate (S) (SONOS); stress-induced leakage current (SILC); DATA RETENTION CHARACTERISTICS; THERMAL-CONDUCTIVITY; SILICON; STRESS; DEGRADATION; GENERATION; DEUTERIUM; NITROGEN; OXIDE;
D O I
10.1109/TED.2022.3209646
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Endurance to cyclic program/erase (P/E) was experimentally improved by Joule heat from inherent nanowire current I-nanowire in a gate-all-around (GAA)-based junctionless (JL) silicon channel (S), tunneling oxide (O), charge trap nitride (N), blocking oxide (O), and poly-silicon gate (S) (SONOS) flash memory. Bulk conduction in the JL structure is favorable to flow I-nanowire across a source and a drain to generate Joule heat for electro-thermal annealing (ETA). Increased temperature ( T ) arising from Joule heat was utilized to cure the damage caused by iterative P/E operations. To quantitatively evaluate the level of induced damage by P/E cycling and cured damage by Joule heat, border trap density (N-bt ) in a tunneling oxide was analyzed through low-frequency noise (LFN) measurements. Stress-induced leakage current (SILC), which is related to bulk trap density ( N-bulk ), was measured and compared before and after ETA. The operation-induced damage was mostly recovered by ETA, which does not require any structural change to drive Joule heat or to make an extra nanoheater.
引用
收藏
页码:6133 / 6138
页数:6
相关论文
共 50 条
  • [41] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
    Billel Smaani
    Shiromani Balmukund Rahi
    Samir Labiod
    [J]. Silicon, 2022, 14 : 10967 - 10976
  • [42] Accuracy balancing for the simulation of gate-all-around junctionless nanowire transistors using discrete Wigner transport equation
    Kim, Kyoung-Youm
    Tang, Ting-wei
    Kim, Saehwa
    [J]. AIP ADVANCES, 2018, 8 (11):
  • [43] Analytical Compact Model of Nanowire Junctionless Gate-All-Around MOSFET Implemented in Verilog-A for Circuit Simulation
    Smaani, Billel
    Rahi, Shiromani Balmukund
    Labiod, Samir
    [J]. SILICON, 2022, 14 (16) : 10967 - 10976
  • [44] Junctionless Versus Inversion-Mode Gate-All-Around Nanowire Transistors From a Low-Frequency Noise Perspective
    Simoen, Eddy
    Veloso, Anabela
    Matagne, Philippe
    Collaert, Nadine
    Claeys, Cor
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (04) : 1487 - 1492
  • [45] III-V Junctionless Gate-All-Around Nanowire MOSFETs for High Linearity Low Power Applications
    Song, Yi
    Zhang, Chen
    Dowdy, Ryan
    Chabak, Kelson
    Mohseni, Parsian K.
    Choi, Wonsik
    Li, Xiuling
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 324 - 326
  • [46] Gate-all-around poly-Si nanowire junctionless thin-film transistors with multiple channels
    Tso, Chia-Tsung
    Liu, Tung-Yu
    Sheu, Jeng-Tzong
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (06)
  • [47] Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET
    Vishnoi, Rajat
    Kumar, M. Jagadesh
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (07) : 2599 - 2603
  • [48] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Pratap, Yogesh
    Gautam, Rajni
    Haldar, Subhasis
    Gupta, R. S.
    Gupta, Mridula
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 492 - 501
  • [49] Physics-based drain current modeling of gate-all-around junctionless nanowire twin-gate transistor (JN-TGT) for digital applications
    Yogesh Pratap
    Rajni Gautam
    Subhasis Haldar
    R. S. Gupta
    Mridula Gupta
    [J]. Journal of Computational Electronics, 2016, 15 : 492 - 501
  • [50] Impact of Nanowire Variability on Performance and Reliability of Gate-all-around III-V MOSFETs
    Shin, S. H.
    Masuduzzaman, M.
    Gu, J. J.
    Wahab, M. A.
    Conrad, N.
    Si, M.
    Ye, P. D.
    Alam, M. A.
    [J]. 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,