Trans-capacitance modeling in junctionless gate-all-around nanowire FETs

被引：22
|
作者：
Jazaeri, Farzan [1 ]
Barbut, Lucian [1 ]
Sallese, Jean-Michel [1 ]
机构：
[1] Swiss Fed Inst Technol, EPFL, CH-1015 Lausanne, Switzerland
来源：
SOLID-STATE ELECTRONICS | 2014年 / 96卷
基金：
瑞士国家科学基金会;
关键词：
AC analysis; Trans-capacitance; Compact model; Gate-all-around; Nanowire; Junctionless; MOSFETS;
D O I：
10.1016/j.sse.2014.04.022
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this brief, we derive an analytical model for trans-capacitances in Junctionless Nanowire Field Effect Transistors (JL NW FET). As for static operation, we show that a complete small signal capacitance network can be built upon an equivalence scheme recently pointed out between JL NW FET and its double gate counterpart for which such a model has been proposed. This approach is validated by 3D Technology Computer Aided Design simulations and bridges the gap between the nanowire junctionless device and its application in circuits. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码：34 / 37
页数：4
相关论文
共 50 条
  • [1] Trans-Capacitance Modeling in Junctionless Symmetric Double-Gate MOSFETs
    Jazaeri, Farzan
    Barbut, Lucian
    Sallese, Jean-Michel
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4034 - 4040
  • [2] Parasitic Capacitance Model for Stacked Gate-All-Around Nanosheet FETs
    Sharma, Sanjay
    Sahay, Shubham
    Dey, Rik
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 37 - 45
  • [3] Transcapacitances Modeling in ultra-thin gate-all-around junctionless nanowire FETs, including 2D quantum confinement
    Alshebly, Wisam
    Shalchian, Majid
    Shafizade, Danial
    Chalechale, Amirali
    Jazaeri, Farzan
    [J]. SOLID-STATE ELECTRONICS, 2023, 200
  • [4] Tunneling Leakage Current of Gate-All-Around Nanowire Junctionless Transistor with an Auxiliary Gate
    Zhao, Linyuan
    Chen, Wenjie
    Liang, Renrong
    Liu, Yu
    Xu, Jun
    [J]. 2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [5] Comprehensive Study of Inversion and Junctionless Ge Nanowire Ferroelectric HfZrO Gate-All-Around FETs Featuring Steep Subthreshold Slope with Transient Negative Capacitance
    Sun, Chong-Jhe
    Yan, Siao-Cheng
    Lin, Yi-Wen
    Tsai, Meng-Ju
    Tsai, Yu-Chen
    Chou, Chuan-Pu
    Hou, Fu-Ju
    Luo, Guang-Li
    Wu, Yung-Chun
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (06)
  • [6] Compact Modeling for Gate-All-Around Nanowire Tunneling FETs (GAA NW-tFETs)
    Yu, Zhiping
    Li, Ling
    Zhang, Li
    Zhang, Jinyu
    [J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 819 - 822
  • [7] Gate-all-around Ge FETs
    Liu, C. W.
    Chen, Y. -T.
    Hsu, S. -H.
    [J]. SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 317 - 328
  • [8] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    V. Bharath Sreenivasulu
    Vadthiya Narendar
    [J]. Silicon, 2022, 14 : 7461 - 7471
  • [9] Junctionless Gate-all-around Nanowire FET with Asymmetric Spacer for Continued Scaling
    Sreenivasulu, V. Bharath
    Narendar, Vadthiya
    [J]. SILICON, 2022, 14 (13) : 7461 - 7471
  • [10] Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels
    Su, Chun-Jung
    Tsai, Tzu-I
    Liou, Yu-Ling
    Lin, Zer-Ming
    Lin, Horng-Chih
    Chao, Tien-Sheng
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (04) : 521 - 523
12345