Quantitative projections of reliability and performance for low-k/Cu interconnect systems

被引：0
|
作者：
Banerjee, Kaustav [1 ]
Mehrotra, Amit [1 ]
Hunter, William [1 ]
Saraswat, Krishna C. [1 ]
Goodson, Kenneth E. [1 ]
Wong, S.Simon [1 ]
机构：
[1] Stanford Univ, Stanford, United States
来源：
Annual Proceedings - Reliability Physics (Symposium) | 2000年
关键词：
Copper - Dielectric materials - Electric lines - Electric network analysis - Electric network synthesis - Electromigration - Optimization;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A method for quantitative analysis of three role of electromigration (EM) reliability and interconnect performance in determining the optimal interconnect design in low-k/Cu interconnect systems is presented. EM design limits for signal lines are analyzed. Results show that these limits are satisfied once interconnect performance is optimized.
引用
收藏
页码：354 / 358
相关论文
共 50 条
  • [21] Thermomechanical stress analysis of Cu/low-k dielectric interconnect schemes
    Mathewson, A
    De Oca, CGM
    Foley, S
    MICROELECTRONICS RELIABILITY, 2001, 41 (9-10) : 1637 - 1641
  • [22] Characterization of thermal stresses of Cu/low-k submicron interconnect structures
    Rhee, SH
    Du, Y
    Ho, PS
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 89 - 91
  • [23] Effects of dielectric liners on TDDB lifetime of a Cu/Low-k interconnect
    Tsui, TY
    Matz, P
    Willecke, R
    Zielinski, E
    Kim, T
    Haase, G
    McPherson, J
    Singh, A
    McKerrow, AJ
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 78 - 80
  • [24] EXPLORATION ON ELECTROMIGRATION SHORT LENGTH EFFECT OF LOW-K CU INTERCONNECT
    Zhao, Xiangfu
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [25] Electrical reliability of Cu and low-K dielectric integration
    Wong, SS
    Loke, ALS
    Wetzel, JT
    Townsend, PH
    Vrtis, RN
    Zussman, MP
    LOW-DIELECTRIC CONSTANT MATERIALS IV, 1998, 511 : 317 - 327
  • [26] Packaging effects on reliability of Cu/Low-k interconnects
    Wang, GT
    Merrill, C
    Zhao, JH
    Groothuis, SK
    Ho, PS
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2003, 3 (04) : 119 - 128
  • [27] Chip-Packaging Interaction in Cu/Very Low-k Interconnect
    Wei, Hsiu-Ping
    Tsai, Hao-Yi
    Liu, Yu-Wen
    Chen, Hsien-Wei
    Jeng, Shin-Puu
    Yu, Douglas C. H.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 143 - 145
  • [28] Qualification of resist strip process for ultra low-k/Cu interconnect
    Xu, H
    Shen, A
    Tarasov, V
    White, B
    Wolf, J
    ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 345 - 348
  • [29] Stress migration study of Cu interconnect with various low-K dielectrics
    Lin, MW
    Hsieh, CH
    Yang, CW
    Tsai, MH
    Shue, SL
    Yu, CH
    Liang, MS
    ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 457 - 463
  • [30] Cu/barrier CMP on porous low-k based interconnect schemes
    Gottfried, K.
    Schubert, I.
    Schulz, S. E.
    Gessner, T.
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2218 - 2224
12345