C++ based system-on-chip design

被引：0

作者：

Caldari, M. ^{[1
]}

Conti, M. ^{[1
]}

Coppola, M. ^{[1
]}

Giuliodori, M. ^{[1
]}

Turchetti, C. ^{[1
]}

机构：

[1] University of Ancona, v. Brecce bianche, I-60131, Ancona, Italy

来源：

Canadian Journal of Electrical and Computer Engineering | 2001年 / 26卷 / 3-4期

关键词：

Algorithms - C (programming language) - Computer hardware - Computer simulation - Interfaces (computer) - Local area networks - Network protocols - Semiconducting silicon;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

The impressive development of the semiconductor industry in recent years has allowed the integration of very complex, multimillion-transistor electronic systems dedicated to advanced applications in several fields. Using traditional languages (VHDL or Verilog) to design integrated circuits leads to prohibitive simulation times and forces the designer to introduce useless design details, and as a consequence to deal with unnecessary implementation decisions. In this paper a system-level methodology based on C++ to specify and simulate block-based integrated circuits is presented. Several cores have been designed to validate the methodology.

引用

页码：115 / 123

共 50 条

[41] Design of a configurable system-on-chip for audio application
Tan, Honghe
Sun, Yihe
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 740 - 743
[42] Multimedia terminal system-on-chip design and simulation
Barbieri, I
Bariani, M
Scotto, A
Raggio, M
EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (16) : 2694 - 2700
[43] Multimedia Terminal System-on-Chip Design and Simulation
Ivano Barbieri
Massimo Bariani
Alessandro Scotto
Marco Raggio
EURASIP Journal on Advances in Signal Processing, 2005
[44] Configurable processors and the evolution of system-on-chip design
Maydan, DE
ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 37 - 37
[45] A pragmatic perspective on UML for system-on-chip design
Indrusiak, Leandro Soares
NORCHIP 2005, PROCEEDINGS, 2005, : 169 - 171
[46] Constrained algorithmic IP design for system-on-chip
Coussy, P.
Casseau, E.
Bomel, P.
Baganne, A.
Martin, E.
INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 94 - 105
[47] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
Hu Yue-li
Ding Qian
2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
[48] Reconfigurable System-On-Chip Design Using FPGA
Muralikrishna, B.
Madhumati, G. L.
Khan, Habibulla
Deepika, K. Gnana
2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
[49] Extensible and configurable processors for system-on-chip design
Nurmi, Jari
Leibson, Steve
Campi, Fabio
Panis, Christian
ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 45 - +
[50] Design methodology of a configurable system-on-chip architecture
Wallner, S
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 283 - 284

← 1 2 3 4 5 →