Design of a configurable system-on-chip for audio application

被引:0
|
作者
Tan, Honghe [1 ]
Sun, Yihe [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
关键词
D O I
10.1109/ICASIC.2007.4415737
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A configurable SoC for audio application is introduced, based on a 16-bit fixed-point general-purpose digital signal processor (DSP) with analog modules such as analog-to-digital converter (ADC), digital-to-analog converter (DAC) and amplifier. This system supports stereo input, stereo output and a programmable sampling frequency ranging from 8kHz to 48kHz. The gain of pre-amplifiers and output amplifiers is programmable as well. And a 24-bit Sigma Delta ADC is used in the design together with optional digital filters. For different applications, the word length of audio signal can be adjusted to 24 bits or 16 bits. Designed for working on 1.8V, parts of the analog module support a suspend-state and a sleep-state, which is in favor of low power application. Moreover, the simulation and verification of some key modules are described briefly as well as the simulation model of the system. And an implementation based on 0.18 mu m CMOS technology has achieved.
引用
收藏
页码:740 / 743
页数:4
相关论文
共 50 条
  • [1] Configurable and flexible System-on-Chip design
    Hu, Hua
    Wang, Luke
    Xing, Jianguo
    [J]. DCABES 2006 PROCEEDINGS, VOLS 1 AND 2, 2006, : 1214 - 1218
  • [2] Configurable processors and the evolution of system-on-chip design
    Maydan, DE
    [J]. ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 37 - 37
  • [3] Extensible and configurable processors for system-on-chip design
    Nurmi, Jari
    Leibson, Steve
    Campi, Fabio
    Panis, Christian
    [J]. ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 45 - +
  • [4] Design methodology of a configurable system-on-chip architecture
    Wallner, S
    [J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 283 - 284
  • [5] A configurable system-on-chip architecture for embedded devices
    Wallner, S
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 58 - 71
  • [6] Field configurable system-on-chip device architecture
    Knapp, S
    Tavana, D
    [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 155 - 158
  • [7] Parameterized hardware libraries for configurable system-on-chip technology
    Luk, W
    Kean, T
    Derbyshire, A
    Gause, J
    McKeever, S
    Mencer, O
    Yeow, A
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 125 - 129
  • [8] A configurable system-on-chip architecture with descriptors for dynamic reconfiguration
    Wallner, S
    [J]. ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 157 - 163
  • [9] Configurable parallel memory implementation for system-on-chip designs
    Vanne, J
    Aho, E
    Kuusilinna, K
    Hämäläinen, T
    [J]. SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 237 - 248
  • [10] Multiprocessor System-on-Chip Design for Industrial Wireless Application
    Surantha, Nico
    Maria, Astri
    Nagao, Yuhei
    Ochi, Hiroshi
    [J]. 2016 INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND SMART DEVICES (ISESD), 2016, : 57 - 62