C++ based system-on-chip design

被引：0
|
作者：
Caldari, M. [1 ]
Conti, M. [1 ]
Coppola, M. [1 ]
Giuliodori, M. [1 ]
Turchetti, C. [1 ]
机构：
[1] University of Ancona, v. Brecce bianche, I-60131, Ancona, Italy
来源：
Canadian Journal of Electrical and Computer Engineering | 2001年 / 26卷 / 3-4期
关键词：
Algorithms - C (programming language) - Computer hardware - Computer simulation - Interfaces (computer) - Local area networks - Network protocols - Semiconducting silicon;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The impressive development of the semiconductor industry in recent years has allowed the integration of very complex, multimillion-transistor electronic systems dedicated to advanced applications in several fields. Using traditional languages (VHDL or Verilog) to design integrated circuits leads to prohibitive simulation times and forces the designer to introduce useless design details, and as a consequence to deal with unnecessary implementation decisions. In this paper a system-level methodology based on C++ to specify and simulate block-based integrated circuits is presented. Several cores have been designed to validate the methodology.
引用
收藏
页码：115 / 123
相关论文
共 50 条
  • [21] Reliable and efficient system-on-chip design
    Shanbhag, NR
    COMPUTER, 2004, 37 (03) : 42 - +
  • [22] Interconnection generation for system-on-chip design
    Winter, Markus
    Fettweis, Gerhard
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 91 - +
  • [23] Configurable and flexible System-on-Chip design
    Hu, Hua
    Wang, Luke
    Xing, Jianguo
    DCABES 2006 PROCEEDINGS, VOLS 1 AND 2, 2006, : 1214 - 1218
  • [24] Reliability tests for system-on-chip design
    Firtat, B
    Enoiu, C
    Delovsky, G
    2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
  • [25] A cohesive FPGA-based system-on-chip design curriculum
    Lynch, JD
    Hammerstrom, D
    Kravitz, R
    2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 17 - 18
  • [26] Energy evaluation methodology for platform based system-on-chip design
    Hildingsson, K
    Arslan, T
    Erdogan, AT
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 61 - 68
  • [27] SystemC-based design methodology for reconfigurable system-on-chip
    Qu, Y
    Tiensyrjä, K
    Soininen, JP
    DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 364 - 371
  • [28] Cosimulation-based power estimation for system-on-chip design
    Lajolo, M
    Raghunathan, A
    Dey, S
    Lavagno, L
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 253 - 266
  • [29] Cluster-based test architecture design for system-on-chip
    Goel, SK
    Marinissen, EJ
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 259 - 264
  • [30] A C4.5 decision tree classifier based floorplanning algorithm for System-on-Chip design
    Shanthi, J.
    Rani, D. Gracia Nirmala
    Rajaram, S.
    MICROELECTRONICS JOURNAL, 2022, 121
12345