C++ based system-on-chip design

被引：0
|
作者：
Caldari, M. [1 ]
Conti, M. [1 ]
Coppola, M. [1 ]
Giuliodori, M. [1 ]
Turchetti, C. [1 ]
机构：
[1] University of Ancona, v. Brecce bianche, I-60131, Ancona, Italy
来源：
Canadian Journal of Electrical and Computer Engineering | 2001年 / 26卷 / 3-4期
关键词：
Algorithms - C (programming language) - Computer hardware - Computer simulation - Interfaces (computer) - Local area networks - Network protocols - Semiconducting silicon;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The impressive development of the semiconductor industry in recent years has allowed the integration of very complex, multimillion-transistor electronic systems dedicated to advanced applications in several fields. Using traditional languages (VHDL or Verilog) to design integrated circuits leads to prohibitive simulation times and forces the designer to introduce useless design details, and as a consequence to deal with unnecessary implementation decisions. In this paper a system-level methodology based on C++ to specify and simulate block-based integrated circuits is presented. Several cores have been designed to validate the methodology.
引用
收藏
页码：115 / 123
相关论文
共 50 条
  • [31] Network-on-chip: A new paradigm for system-on-chip design
    Nurmi, Jari
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 2 - 6
  • [32] An efficient bus architecture for system-on-chip design
    Cordan, B
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 623 - 626
  • [33] Efficient bus architecture for system-on-chip design
    Cordan, Bill
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
  • [34] System-on-chip design beyond 50 GHz
    Voinigescu, SP
    Gordon, M
    Lee, C
    Yao, T
    Mangan, A
    Yau, K
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 10 - 13
  • [35] Mitigating Soft Errors in System-on-chip Design
    Yu, Hai
    Fan Xiaoya
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 1260 - +
  • [36] FPGA-based many-core System-on-Chip design
    Baklouti, M.
    Marquet, Ph.
    Dekeyser, J. L.
    Abid, M.
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (4-5) : 302 - 312
  • [37] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [38] Experiences from System-on-Chip design courses
    Matilainen, Lauri
    Salminen, Erno
    Hamalainen, Timo D.
    10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 37 - 42
  • [39] Design of a system-on-chip for ECG signal processing
    Chang, MC
    Lin, ZX
    Chang, CW
    Chan, HL
    Feng, WS
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 441 - 444
  • [40] On core and more: A design perspective for system-on-chip
    Meyr, H
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 60 - 63
12345