Design of 10T SRAM cell with improved read performance and expanded write margin

被引：0
|
作者：
Sachdeva, Ashish [1 ]
Tomar, V.K. [1 ]
机构：
[1] ECE Department, GLA University, Mathura,Uttar Pradesh,281406, India
来源：
IET Circuits, Devices and Systems | 2021年 / 15卷 / 01期
关键词：
Topology;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：42 / 64
相关论文
共 50 条
  • [1] Design of 10T SRAM cell with improved read performance and expanded write margin
    Sachdeva, Ashish
    Tomar, V. K.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 42 - 64
  • [2] Read/write margin enhanced 10T SRAM for low voltage application
    Peng, Chunyu
    Guan, Lijun
    Lu, Wenjuan
    Wu, Xiulong
    Ji, Xincun
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (12):
  • [3] A Subthreshold 10T SRAM Cell With Enhanced Read and Write Operations
    Zhang, Jiubai
    Wu, Xiaoqing
    Yi, Xilin
    Lv, Jiaxun
    He, Yajuan
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [4] A New 10T SRAM Cell with Improved Read/Write Margin and no Half Select Disturb for Bit-interleaving Architecture
    Zhou, Honggang
    Song, Qiang
    Peng, Chunyu
    Tan, Shoubiao
    [J]. INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY, PTS 1-4, 2013, 263-266 : 9 - 14
  • [5] Analysis of Different SRAM Cell Topologies and Design of 10T SRAM Cell with Improved Read Speed
    Saxena, Nikhil
    Soni, Sonal
    [J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (01): : 41 - 51
  • [6] Performance and Stability Analysis of Built-In Self-Read and Write Assist 10T SRAM Cell
    Ganesh, Chokkakula
    Noorbasha, Fazal
    [J]. ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2023, 2023
  • [7] Sub-threshold 10T SRAM bit cell with read/write XY selection
    Feki, Anis
    Allard, Bruno
    Turgis, David
    Lafont, Jean-Christophe
    Drissi, Faress Tissafi
    Abouzeid, Fady
    Haendler, Sebastien
    [J]. SOLID-STATE ELECTRONICS, 2015, 106 : 1 - 11
  • [8] A new low-power 10T SRAM cell with improved read SNM
    Pasandi, Ghasem
    Jafari, Mohsen
    Imani, Mohsen
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1621 - 1633
  • [9] A Comparative Analysis of Read/Write Assist Techniques on Performance & Margin in 6T SRAM Cell Design
    Suneja, Divya
    Chaturvedi, Nitin
    Gurunarayanan, S.
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS AND ELECTRONICS (COMPTELIX), 2017, : 659 - 664
  • [10] Characterization of a Novel 10T Low-Voltage SRAM Cell With High Read and Write Margin for 20nm FinFET Technology
    Limachia, Mitesh
    Viramgama, Pathik
    Thakker, Rajesh
    Kothari, Nikhil
    [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 309 - 314
12345