A Comparative Analysis of Read/Write Assist Techniques on Performance & Margin in 6T SRAM Cell Design

被引:0
|
作者
Suneja, Divya [1 ]
Chaturvedi, Nitin [1 ]
Gurunarayanan, S. [1 ]
机构
[1] BITS Pilani, Dept EEE ENI, Pilani, Rajasthan, India
关键词
Assist Techniques; Read noise margin; SRAM; Static Noise Margin; Write noise margin;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advent of technology, a change from feature size to nanometer regime resulted in the scaling of operating voltages and dimensions. Reducing them can greatly boost the energy efficiency but it also leads to increased design challenges. To deal with the activity limitations imposed by the low overdrive voltage and the intrinsic read stability/write margin trade off, large scale SRAM arrays largely rely on assist techniques. These techniques address the problem of preserving the functionality of the 6T SRAM cell by improving the read and write margins of the cell. In this paper, we show a comprehensive analysis of the effectiveness of some assist methods. This paper presents the margin sensitivity analysis of assist techniques to assess the productiveness of assist methods and to investigate their direct impact on the voltage sensitive yield. In addition, the effect of temperature variation and process variation have also been analyzed.
引用
下载
收藏
页码:659 / 664
页数:6
相关论文
共 50 条
  • [1] Read and write circuit assist techniques for improving Vccmin of dense 6T SRAM cell
    Khellah, Muhammad M.
    Keshavarzi, Ali
    Somasekhar, Dinesh
    Karnik, Tanay
    De, Vivek
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 185 - 188
  • [2] Design and Analysis of 6T SRAM Cell with NBL Write Assist Technique Using FinFET
    Jain, Suvi
    Chaturvedi, Nitin
    Gurunarayanan, S.
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS AND ELECTRONICS (COMPTELIX), 2017, : 639 - 644
  • [3] Impact of circuit assist methods on margin and performance in 6T SRAM
    Mann, Randy W.
    Wang, Jiajing
    Nalam, Satyanand
    Khanna, Sudhanshu
    Braceras, Geordie
    Pilo, Harold
    Calhoun, Benton H.
    SOLID-STATE ELECTRONICS, 2010, 54 (11) : 1398 - 1407
  • [4] ANALYSIS OF NBTI EFFECTS ON READ AND WRITE OPERATIONS OF 6T SRAM CELLS
    Zahari, Hashimah
    Hussin, Hanim
    Muhamad, Maizan
    Soin, Norhayati
    Wahab, Yasmin Abdul
    JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2022, 17 (06): : 4308 - 4319
  • [5] Design of 10T SRAM cell with improved read performance and expanded write margin
    Sachdeva, Ashish
    Tomar, V. K.
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 42 - 64
  • [6] Design of 10T SRAM cell with improved read performance and expanded write margin
    Sachdeva, Ashish
    Tomar, V.K.
    IET Circuits, Devices and Systems, 2021, 15 (01): : 42 - 64
  • [7] 6T SRAM cell analysis for DRV and read stability
    Ruchi
    S.Dasgupta
    Journal of Semiconductors, 2017, 38 (02) : 77 - 83
  • [8] Static Noise Margin Analysis of 6T SRAM Cell
    Jose, Abinkant A.
    Balan, Nikhitha C.
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2015, 2016, 394 : 249 - 258
  • [9] Evaluation of Read-and Write-Assist Circuits for GeOI FinFET 6T SRAM Cells
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1122 - 1125
  • [10] Analytical modeling of read noise margin of a CNFET based 6T SRAM cell
    Priyanka Saha
    Amit Jain
    Subir Kumar Sarkar
    Analog Integrated Circuits and Signal Processing, 2015, 83 : 369 - 376