A Comparative Analysis of Read/Write Assist Techniques on Performance & Margin in 6T SRAM Cell Design

被引:0
|
作者
Suneja, Divya [1 ]
Chaturvedi, Nitin [1 ]
Gurunarayanan, S. [1 ]
机构
[1] BITS Pilani, Dept EEE ENI, Pilani, Rajasthan, India
关键词
Assist Techniques; Read noise margin; SRAM; Static Noise Margin; Write noise margin;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advent of technology, a change from feature size to nanometer regime resulted in the scaling of operating voltages and dimensions. Reducing them can greatly boost the energy efficiency but it also leads to increased design challenges. To deal with the activity limitations imposed by the low overdrive voltage and the intrinsic read stability/write margin trade off, large scale SRAM arrays largely rely on assist techniques. These techniques address the problem of preserving the functionality of the 6T SRAM cell by improving the read and write margins of the cell. In this paper, we show a comprehensive analysis of the effectiveness of some assist methods. This paper presents the margin sensitivity analysis of assist techniques to assess the productiveness of assist methods and to investigate their direct impact on the voltage sensitive yield. In addition, the effect of temperature variation and process variation have also been analyzed.
引用
收藏
页码:659 / 664
页数:6
相关论文
共 50 条
  • [41] Stability and Performance Optimization of 6T SRAM Cell at Cryogenic Temperature
    Fang, Shao-Fu
    Hu, Vita Pi-Ho
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [42] Gating techniques for 6T SRAM cell using different modes of FinFET
    Anandani, Deeksha
    Kumar, Anurag
    Bhaaskaran, V. S. Kanchana
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 483 - 487
  • [43] DRV Evaluation of 6T SRAM Cell Using Efficient Optimization Techniques
    Joshi, Vinod Kumar
    Nayak, Chetana
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2018, 2018
  • [44] A Charge Recycling Scheme with Read and Write Assist for Low Power SRAM Design
    Zhang H.
    Jia S.
    Yang J.
    Wang Y.
    Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2021, 57 (05): : 815 - 822
  • [45] VLSI Design And Analysis Of Low Power 6T SRAM Cell Using Cadence Tool
    Khare, Kavita
    Khare, Nilay
    Kulhade, Vijendra Kumar
    Deshpande, Pallavi
    Khare, Kavita
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 117 - +
  • [46] FinFET-based 6T SRAM cell design: analysis of performance metric, process variation and temperature effect
    Kushwah, Ravindra Singh
    Akashe, Shyam
    INTERNATIONAL JOURNAL OF SIGNAL AND IMAGING SYSTEMS ENGINEERING, 2015, 8 (06) : 402 - 408
  • [47] SiGe Asymmetric Dual-k Spacer FinFETs-Based 6T SRAM Cell to Mitigate Read-Write Conflict
    Gopal, Maisagalla
    Sharma, Vishal
    Vishvakarma, Santosh Kumar
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (04) : 467 - 471
  • [48] A Single-Ended 28-nm CMOS 6T SRAM Design with Read-assist Path and PDP Reduction Circuitry
    Wang, Chua-Chin
    Hou, Zong-You
    Wang, Deng-Shian
    Hsieh, Chia-Lung
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (06)
  • [49] Measurement and characterization of 6T SRAM cell current
    Hsiao, CH
    Kwai, DM
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 140 - 145
  • [50] SRAM Write Margin Cell Estimation using Word-line Modulation and read/write operations
    Carmona, C.
    Torrens, G.
    Alorda, B.
    2014 5TH EUROPEAN WORKSHOP ON CMOS VARIABILITY (VARI), 2014,