A Charge Recycling Scheme with Read and Write Assist for Low Power SRAM Design

被引：0
|
作者：
Zhang, Hanzun [1 ]
Jia, Song [2 ]
Yang, Jiancheng [1 ]
Wang, Yuan [2 ]
机构：
[1] Institute of Microelectronics, Peking University, Beijing,100871, China
[2] Key Laboratory of Microelectronic Devices and Circuits, Peking University, Beijing,100871, China
来源：
Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis | 2021年 / 57卷 / 05期
关键词：
D O I：
10.13209/j.0479-8023.2021.039
中图分类号：
学科分类号：
摘要：
10
引用
收藏
页码：815 / 822
相关论文
共 50 条
  • [1] A Charge-Recycling Assist Technique for Reliable and Low Power SRAM Design
    Choi, Woong
    Park, Jongsun
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (08) : 1164 - 1175
  • [2] A Low-Power SRAM Using Bit-Line Charge-Recycling for Read and Write Operations
    Yang, Byung-Do
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) : 2173 - 2183
  • [3] Design of a novel read and write assisted circuit in low power SRAM
    Guo, Chuncheng
    Hao, Xudan
    Chen, Fei
    [J]. Beijing Hangkong Hangtian Daxue Xuebao/Journal of Beijing University of Aeronautics and Astronautics, 2020, 46 (08): : 1618 - 1624
  • [4] A Stable Low Leakage Power SRAM with Built-In Read/Write-Assist Scheme using GNRFETs for IoT Applications
    Abbasian, Erfan
    Mirzaei, Tahere
    Sofimowloodi, Sobhan
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (12)
  • [5] Charge Recycled Low Power SRAM with Integrated Write and Read Assist, for Wearable Electronics, Designed in 7nm FinFET
    Nautiyal, Vivek
    Singla, Gaurav
    Singh, Satinderjit
    Bohra, Fakhruddin Ali
    Dasani, Jitendra
    Gupta, Lalit
    Dwivedi, Sagar
    [J]. 2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [6] A New Assist Technique to Enhance the Read and Write Margins of Low Voltage SRAM cell
    Keshavarapu, Santhosh
    Jain, Saumya
    Pattanaik, Manisha
    [J]. 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 97 - 101
  • [7] Low-power reliable SRAM cell for write/read operation
    Prabhu, C. M. R.
    Singh, Ajay Kumar
    [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (21): : 1 - 6
  • [8] Write and Read Assist Techniques for SRAM Memories in Nanometer Technology
    Reddy, Pulla A.
    Sreenivasulu, G.
    Chary, R. Veerabadra
    [J]. MATERIALS TODAY-PROCEEDINGS, 2017, 4 (09) : 10309 - 10314
  • [9] Bitline Charge-Recycling SRAM Write Assist Circuitry for VMIN Improvement and Energy Saving
    Jeong, Hanwool
    Oh, Se Hyeok
    Oh, Tae Woo
    Kim, Hoonki
    Park, Chang Nam
    Rim, Woojin
    Song, Taejoong
    Jung, Seong-Ook
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 896 - 906
  • [10] Low-power fast (LPF) SRAM cell for write/read operation
    Prabhu, C. M. R.
    Singh, Ajay Kumar
    [J]. IEICE ELECTRONICS EXPRESS, 2011, 8 (18): : 1473 - 1478
12345