A Comparative Analysis of Read/Write Assist Techniques on Performance & Margin in 6T SRAM Cell Design

被引:0
|
作者
Suneja, Divya [1 ]
Chaturvedi, Nitin [1 ]
Gurunarayanan, S. [1 ]
机构
[1] BITS Pilani, Dept EEE ENI, Pilani, Rajasthan, India
关键词
Assist Techniques; Read noise margin; SRAM; Static Noise Margin; Write noise margin;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advent of technology, a change from feature size to nanometer regime resulted in the scaling of operating voltages and dimensions. Reducing them can greatly boost the energy efficiency but it also leads to increased design challenges. To deal with the activity limitations imposed by the low overdrive voltage and the intrinsic read stability/write margin trade off, large scale SRAM arrays largely rely on assist techniques. These techniques address the problem of preserving the functionality of the 6T SRAM cell by improving the read and write margins of the cell. In this paper, we show a comprehensive analysis of the effectiveness of some assist methods. This paper presents the margin sensitivity analysis of assist techniques to assess the productiveness of assist methods and to investigate their direct impact on the voltage sensitive yield. In addition, the effect of temperature variation and process variation have also been analyzed.
引用
收藏
页码:659 / 664
页数:6
相关论文
共 50 条
  • [31] Design of 6T, 5T and 4T SRAM Cell on Various Performance
    Singh, Wazir
    Kumar, G. Anil
    2015 2ND INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT (INDIACOM), 2015, : 899 - 904
  • [32] A Novel 6T SRAM Cell with Asymmetrically Gate Underlap Engineered FinFETs for Enhanced Read Data Stability and Write Ability
    Salahuddin, Shairfe Muhammad
    Jiao, Hailong
    Kursun, Volkan
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 353 - 358
  • [33] Compact 6T SRAM cell with robust Read/Write stabilizing design in 45nm Monolithic 3D IC technology
    Thomas, O.
    Vinet, M.
    Rozeau, O.
    Batude, P.
    Valentian, A.
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 195 - 198
  • [34] ENHANCEMENT OF SRAM READ AND WRITE NOISE MARGIN BY DEVICE PERFORMANCE ADJUSTMENT
    Li, Ai Lin
    Chang, Wei
    Liu, Xiaoxi
    Duan, Yi
    Wang, Gao Xiang
    Ren, Zeng Yao
    Bao, Dong Xing
    Cao, XiaoLi
    Wang, Jingang
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [35] Design and analysis of CMOS based 6T SRAM cell at different technology nodes
    Devi, Meenakshi
    Madhu, Charu
    Garg, Nidhi
    MATERIALS TODAY-PROCEEDINGS, 2020, 28 : 1695 - 1700
  • [36] FinFET Based 6T SRAM Cell Design: Analysis of Performance Metric, Process Variation and Temperature Effect
    Khandelwal, Saurabh
    Raj, Balwinder
    Gupta, R. D.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (09) : 2500 - 2506
  • [37] DESIGN AND PERFORMANCE ANALYSIS OF 6T SRAM CELL IN 22nm CMOS AND FINFET TECHNOLOGY NODES
    Sanjana, S. R.
    Ramakrishna, Balaji S.
    Samiksha
    Banu, Roohila
    Shubham, Prateek
    2017 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS AND COMMUNICATION TECHNOLOGY (ICRAECT), 2017, : 38 - 42
  • [38] Design of a Stable Read-Decoupled 6T SRAM Cell at 16-nm Technology Node
    Anand, Nitin
    Sinha, Anubhav
    Roy, Chandramauleshwar
    Islam, Aminul
    2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION TECHNOLOGY CICT 2015, 2015, : 524 - 528
  • [39] A Comparative Variability Analysis for CMOS and CNFET 6T SRAM cells
    Almudever, Carmen G.
    Rubio, Antonio
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [40] 8T vs. 6T SRAM cell radiation robustness: A comparative analysis
    Alorda, Bartomeu
    Torrens, Gabriel
    Bota, Sebastia
    Segura, Jaume
    MICROELECTRONICS RELIABILITY, 2011, 51 (02) : 350 - 359