A Comparative Analysis of Read/Write Assist Techniques on Performance & Margin in 6T SRAM Cell Design

被引:0
|
作者
Suneja, Divya [1 ]
Chaturvedi, Nitin [1 ]
Gurunarayanan, S. [1 ]
机构
[1] BITS Pilani, Dept EEE ENI, Pilani, Rajasthan, India
关键词
Assist Techniques; Read noise margin; SRAM; Static Noise Margin; Write noise margin;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the advent of technology, a change from feature size to nanometer regime resulted in the scaling of operating voltages and dimensions. Reducing them can greatly boost the energy efficiency but it also leads to increased design challenges. To deal with the activity limitations imposed by the low overdrive voltage and the intrinsic read stability/write margin trade off, large scale SRAM arrays largely rely on assist techniques. These techniques address the problem of preserving the functionality of the 6T SRAM cell by improving the read and write margins of the cell. In this paper, we show a comprehensive analysis of the effectiveness of some assist methods. This paper presents the margin sensitivity analysis of assist techniques to assess the productiveness of assist methods and to investigate their direct impact on the voltage sensitive yield. In addition, the effect of temperature variation and process variation have also been analyzed.
引用
收藏
页码:659 / 664
页数:6
相关论文
共 50 条
  • [21] Device Characterization and Impact Of CNT Diameter Variation on The Read Write Stability of CNTFET 6t SRAM Cell
    Ramakrishna, Balaji S.
    Aswatha, A. R.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIVE MECHANISMS FOR INDUSTRY APPLICATIONS (ICIMIA), 2017, : 561 - 566
  • [22] Performance and Stability Analysis of Built-In Self-Read and Write Assist 10T SRAM Cell
    Ganesh, Chokkakula
    Noorbasha, Fazal
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2023, 2023
  • [23] A 0.9V 64Mb 6T SRAM cell with Read and Write assist schemes in 65nm LSTP technology
    Mishra, Aparna
    Grover, Anuj
    2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [24] Statistical Design of the 6T SRAM Bit Cell
    Gupta, Vasudha
    Anis, Mohab
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 93 - 104
  • [25] Performance Analysis of 6T SRAM and ONOFIC Cells
    Sharma V.K.
    Malik M.A.
    Micro and Nanosystems, 2022, 14 (04) : 350 - 357
  • [26] A low power, high speed FinFET based 6T SRAM cell with enhanced write ability and read stability
    Premavathi, Rahaprian Mudiarasan
    Tong, Qiang
    Choi, Ken
    Lee, Yunsik
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 311 - 312
  • [27] A Temperature Compensated Read Assist for Low Vmin and High Performance High Density 6T SRAM in FinFET Technology
    Kumar, Vinay
    Shrivastava, Ravindra Kumar
    Padaliya, Madhav Mansukh
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 447 - 448
  • [28] Analysis of Static Noise Margin in 6T Sram Cell At 45 And 32 NM Technology
    Upadhyay, Garima
    Rajput, Amit Singh
    Saxena, Nikhil
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2019, 14 (2-3): : 249 - 257
  • [29] Junctionless 6T SRAM cell
    Kranti, A.
    Lee, C. -W.
    Ferain, I.
    Yan, R.
    Akhavan, N.
    Razavi, P.
    Yu, R.
    Armstrong, G. A.
    Colinge, J. -P.
    ELECTRONICS LETTERS, 2010, 46 (22) : 1491 - 1492
  • [30] Read stability and write ability tradeoff for 6T SRAM cells in double-gate CMOS
    Giraud, Bastien
    Amara, Amara
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 201 - 204