A 400 MFLOPS FFT PROCESSOR VLSI ARCHITECTURE

被引：0
|
作者：
MIYANAGA, H
YAMAUCHI, H
机构：
来源：
IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS | 1991年 / 74卷 / 11期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We propose a single-chip 400-MFLOPS 2-D FFT processor VLSI architecture. This processor integrates 380,000 transistors in an area of 11.58 x 11.58 mm2 using 0.8-mu-m CMOS technology with a typical machine cycle time of 25 ns, and executes 2n x 2n point 2-D FFT in real time, e.g., 256 x 256 point FFT is executed in 14 ms. This excellent performance in terms of both speed and dynamic range makes the real-time processing practical for video as well as speech processing.
引用
收藏
页码：3845 / 3851
页数：7
相关论文
共 50 条
  • [1] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    [J]. MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
  • [2] ARCHITECTURE OF A FLOATING-POINT BUTTERFLY EXECUTION UNIT IN A 400-MFLOPS PROCESSOR VLSI AND ITS IMPLEMENTATION
    YAMAUCHI, H
    MIYANAGA, H
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3852 - 3860
  • [3] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [4] VLSI architecture of a high performance parallel FFT processor
    Wan, HX
    Gao, ZB
    Chen, H
    [J]. ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 472 - 478
  • [5] A hardware efficient VLSI architecture for FFT processor in OFDM systems
    Wu, JM
    Liu, K
    Shen, B
    Min, R
    [J]. 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 82 - 85
  • [6] VLSI DESIGN OF AN FFT PROCESSOR NETWORK
    MCKINNEY, BC
    ELGUIBALY, F
    [J]. INTEGRATION-THE VLSI JOURNAL, 1989, 8 (03) : 301 - 320
  • [7] VLSI PROCESSOR ARCHITECTURE
    HENNESSY, JL
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (12) : 1221 - 1246
  • [8] An improved VLSI implementation method of FFT processor
    Liu, Guihua
    Feng, Quanyuan
    [J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 131 - +
  • [9] A VLSI ARCHITECTURE FOR PARALLEL COMPUTATION OF FFT
    SHIN, KW
    LEE, MK
    [J]. SYSTOLIC ARRAY PROCESSORS, 1989, : 116 - 125
  • [10] A high performance VLSI FFT architecture
    Babionitakis, K.
    Manolopoulos, K.
    Nakos, K.
    Reisis, D.
    Vlassopoulos, N.
    Chouliaras, V. A.
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 810 - +
12345