VLSI DESIGN OF AN FFT PROCESSOR NETWORK

被引：3
|
作者：
MCKINNEY, BC
ELGUIBALY, F
机构：
来源：
INTEGRATION-THE VLSI JOURNAL | 1989年 / 8卷 / 03期
关键词：
D O I：
10.1016/0167-9260(89)90022-9
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：301 / 320
页数：20
相关论文
共 50 条
  • [1] Asynchronous FFT processor design in CMOS VLSI
    Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China
    [J]. Dianzi Qijian, 2006, 3 (613-616):
  • [2] VLSI design of an efficient reconfigurable FFT processor and its application
    Xiao, Hao
    Xiang, Bo
    Chen, Yun
    Zeng, Xiaoyang
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (02): : 209 - 213
  • [3] Reconfigurable VLSI architecture for FFT processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    Ko, Lu-Ting
    [J]. WSEAS Transactions on Circuits and Systems, 2009, 8 (06): : 465 - 474
  • [4] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    [J]. MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
  • [5] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [6] VLSI ARCHITECTURE FOR PIPELINE FFT PROCESSOR.
    Takahashi, Yukio
    Sekine, Satoshi
    [J]. Systems and Computers in Japan, 1987, 18 (12): : 18 - 28
  • [7] A 400 MFLOPS FFT PROCESSOR VLSI ARCHITECTURE
    MIYANAGA, H
    YAMAUCHI, H
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3845 - 3851
  • [8] An improved VLSI implementation method of FFT processor
    Liu, Guihua
    Feng, Quanyuan
    [J]. 2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 131 - +
  • [9] A VLSI ARRAY PROCESSOR FOR 16-POINT FFT
    LEE, MK
    SHIN, KW
    LEE, JK
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (09) : 1286 - 1292
  • [10] FFT BASED VLSI DIGITAL ARRAY SIGNAL PROCESSOR
    ROBERTS, P
    MAGOTRA, N
    [J]. IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 285 - 288
12345