An improved VLSI implementation method of FFT processor

被引：0
|
作者：
Liu, Guihua [1 ,2 ]
Feng, Quanyuan [1 ]
机构：
[1] SouthWest Jiaotong Univ, Inst Microelect, Chengdu 610031, Peoples R China
[2] Southwest Univ Sci & Technol, Mianyang Sichuan 621010, Peoples R China
来源：
2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4 | 2006年
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An improved VLSI realization of a 1024-dot pipeline FFT processor for handling high speed digital signal has been presented by optimizing the pipeline of complex multiplication and the generation of twiddle factor The method based on CORDIC algorithm is adopted to achieve a real-time FFT processor and results in a substantial savings in hardware resources and the amount of delay elements. It is easily implemented in hardware. The processor has been successful v applied to a Xilinx Virtex-IIxc2v500 chip and obtains the operating clock frequency at 132MHz.
引用
收藏
页码：131 / +
页数：2
相关论文
共 50 条
  • [1] A parallel architecture for VLSI implementation of FFT processor
    Peng, YJ
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 748 - 751
  • [2] Locality-improved FFT implementation on a graphics processor
    Romero, Sergio
    Trenas, Maria A.
    Gutierrez, Eladio
    Zapata, Emilio L.
    [J]. PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTATIONAL GEOMETRY AND ARTIFICIAL VISION (ISCGAV'-07), 2007, : 54 - +
  • [3] Reconfigurable VLSI Architecture for FFT Processor
    Sung, Tze-Yun
    Hsin, Hsi-Chin
    KO, LU-TING
    [J]. MUSP '06: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON MULTIMEDIA SYSTEMS AND SIGNAL PROCESSING, 2009, : 79 - +
  • [4] VLSI DESIGN OF AN FFT PROCESSOR NETWORK
    MCKINNEY, BC
    ELGUIBALY, F
    [J]. INTEGRATION-THE VLSI JOURNAL, 1989, 8 (03) : 301 - 320
  • [5] VLSI Implementation of an improved multiplier for FFT Computation in Biomedical Applications
    Ajay, Arathi
    Lourde, R. Mary
    [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 68 - 73
  • [6] VLSI Implementation of an improved multiplier for FFT Computation in Biomedical Applications
    Ajay, Arathi
    Lourde, R. Mary
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT), 2015, : 6 - 12
  • [7] IMPROVED IMPLEMENTATION OF FFT ALGORITHM ON A HIGH-PERFORMANCE PROCESSOR
    SAID, SM
    DIMOND, KR
    [J]. ELECTRONICS LETTERS, 1984, 20 (08) : 347 - 349
  • [8] A 400 MFLOPS FFT PROCESSOR VLSI ARCHITECTURE
    MIYANAGA, H
    YAMAUCHI, H
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3845 - 3851
  • [9] Implementation of an asynchronous FFT processor
    Seshasayanan, R
    Srivatsa, SK
    Sugavaneswaran, V
    [J]. INDICON 2005 Proceedings, 2005, : 327 - 331
  • [10] A VLSI implementation of a cryptographic processor
    Lewis, M
    Simmons, S
    [J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 821 - 826
12345