A 400 MFLOPS FFT PROCESSOR VLSI ARCHITECTURE

被引：0

作者：

MIYANAGA, H

YAMAUCHI, H

机构：

来源：

IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS | 1991年 / 74卷 / 11期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We propose a single-chip 400-MFLOPS 2-D FFT processor VLSI architecture. This processor integrates 380,000 transistors in an area of 11.58 x 11.58 mm2 using 0.8-mu-m CMOS technology with a typical machine cycle time of 25 ns, and executes 2n x 2n point 2-D FFT in real time, e.g., 256 x 256 point FFT is executed in 14 ms. This excellent performance in terms of both speed and dynamic range makes the real-time processing practical for video as well as speech processing.

引用

页码：3845 / 3851

页数：7

共 50 条

[21] VLSI design of an efficient reconfigurable FFT processor and its application
Xiao, Hao
Xiang, Bo
Chen, Yun
Zeng, Xiaoyang
[J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2009, 21 (02): : 209 - 213
[22] ARRAY PROCESSOR ACHIEVES 100 MFLOPS
HAUSMAN, R
CANNON, P
[J]. COMPUTER DESIGN, 1984, 23 (02): : 105 - &
[23] COMPUTATION ALGORITHM AND ARCHITECTURE OF A SUPERFAST FFT PROCESSOR
KRAVCHENKO, VF
GORSHKOV, AS
[J]. MEASUREMENT TECHNIQUES USSR, 1992, 35 (01): : 19 - 24
[24] VLSI ARCHITECTURE FOR A FLEXIBLE BLOCK MATCHING PROCESSOR
DEVOS, L
SCHOBINGER, M
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 417 - 428
[25] A VLSI ARCHITECTURE FOR THE CENTRAL PROCESSOR OF A DIGITAL SWITCH
DASIEWICZ, P
CORBETT, PF
SEVIORA, RE
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 591 - 595
[26] VLSI Architecture of Multiplierless DWT Image Processor
Safari, Azadeh
Niras, C., V
Kong, Yinan
[J]. 2013 IEEE TENCON SPRING CONFERENCE, 2013, : 280 - 284
[27] VLSI PROCESSOR ARCHITECTURE FOR SWITCHING SYSTEMS.
Shintani, Hiroshi
Wakimura, Yoshiaki
Okada, Katsuyuki
Yamada, Shigeki
[J]. 1695, (33):
[28] High-throughput VLSI architecture for FFT computation
Cheng, Chao
Parhi, Keshab K.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (10) : 863 - 867
[29] Low Power Pipelined FFT Processor Architecture on FPGA
Hassan, S. L. M.
Sulaiman, N.
Halim, I. S. A.
[J]. 2018 9TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC2018), 2018, : 31 - 34
[30] An FFT processor based on the SIC architecture with asynchronous PE
Melander, J
Widhe, T
Palmkvist, K
Vesterbacka, M
Wanhammar, L
[J]. PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1313 - 1316

← 1 2 3 4 5 →