1.1V HIGH-SPEED LOW-POWER BICMOS LOGIC-CIRCUIT

被引：0

作者：

YEO, KS

ROFAIL, SS

机构：

来源：

ELECTRONICS LETTERS | 1995年 / 31卷 / 13期

关键词：

BICMOS INTEGRATED CIRCUITS; BICMOS LOGIC CIRCUITS; LOGIC CIRCUITS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 1.1 V full-swing high speed, low power BiCMOS logic circuit is presented. It consists of nine devices and uses noncomplementary BiCMOS process. Bootstrapping and partial charge removal techniques are employed. HSPICE simulations have shown that the new circuit outperforms both CMOS and a recently reported circuit in terms of speed and power-delay product. An analytical expression relating the pull-up delay with its device parameters is also derived.

引用

页码：1039 / 1041

页数：3

共 50 条

[41] BALLISTIC TRANSPORT IN SEMICONDUCTOR AT LOW-TEMPERATURES FOR LOW-POWER HIGH-SPEED LOGIC
SHUR, MS
EASTMAN, LF
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1677 - 1683
[42] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
Berg, Yngvar
Mirmotahari, Omid
2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
[43] Current sensing differential logic (CSDL) for low-power and high-speed systems
Park, J
Lee, J
Kim, W
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A129 - A132
[44] High-speed and low-power operation of a resonant tunneling logic gate MOBILE
Maezawa, K
Matsuzaki, H
Yamamoto, M
Otsuji, T
IEEE ELECTRON DEVICE LETTERS, 1998, 19 (03) : 80 - 82
[45] Circuit techniques for high-speed and low-power multi-port SRAMs
Khellah, MM
Elmasry, MI
ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 157 - 161
[46] A NEW EMITTER-FOLLOWER CIRCUIT FOR HIGH-SPEED AND LOW-POWER ECL
SASAKI, N
SATO, H
UEDA, K
MASHIKO, K
SHIBATA, H
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 374 - 380
[47] New emitter-follower circuit for high-speed and low-power ECL
Sasaki, Nagisa, 1600, Inst of Electronics, Inf & Commun Engineers of Japan, Tokyo, Japan (E78-C):
[48] A HIGH-SPEED LOW-POWER JFET PULL-DOWN ECL CIRCUIT
SHIN, HJ
LU, PF
CHUANG, CT
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 679 - 683
[49] A low-power and high-speed impulse-transmission CMOS interface circuit
Nogawa, M
Ohtomo, Y
Ino, M
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (12) : 1733 - 1737
[50] High-speed low-power adder with a new logic style: Pseudo dynamic logic (SDL)
Chaji, GR
Fakhraie, SM
Smith, KC
ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 137 - 140

← 1 2 3 4 5 →