1.1V HIGH-SPEED LOW-POWER BICMOS LOGIC-CIRCUIT

被引：0

作者：

YEO, KS

ROFAIL, SS

机构：

来源：

ELECTRONICS LETTERS | 1995年 / 31卷 / 13期

关键词：

BICMOS INTEGRATED CIRCUITS; BICMOS LOGIC CIRCUITS; LOGIC CIRCUITS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 1.1 V full-swing high speed, low power BiCMOS logic circuit is presented. It consists of nine devices and uses noncomplementary BiCMOS process. Bootstrapping and partial charge removal techniques are employed. HSPICE simulations have shown that the new circuit outperforms both CMOS and a recently reported circuit in terms of speed and power-delay product. An analytical expression relating the pull-up delay with its device parameters is also derived.

引用

页码：1039 / 1041

页数：3

共 50 条

[31] A low-power high-speed driving circuit for spatial light modulators
Zhu, Minghao
Zhu, Congyi
Li, Wenjiang
Zhang, Yaohui
JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
[32] A Low-Power Switching Method with a Bootstrapping Circuit for High-Speed Transmitters
Yun, Daeho
Song, Bongsub
Kim, Kyunghoon
Lee, Junan
Burm, Jinwook
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (05) : 921 - 923
[33] A robust high-speed and low-power CMOS current comparator circuit
Chen, L
Shi, BX
Lu, C
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
[34] A low-power high-speed driving circuit for spatial light modulators
朱明皓
朱从义
李文江
张耀辉
Journal of Semiconductors, 2012, 33 (02) : 133 - 137
[35] A Class-AB high-speed low-power operational amplifier in BICMOS technology
Sen, S
Leung, B
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (09) : 1325 - 1330
[36] Pseudo dynamic logic (SDL): A high-speed and low-power dynamic logic family
Chaji, GR
Fakhraie, SM
Smith, KC
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 245 - 248
[37] FEEDBACK FET LOGIC - A ROBUST, HIGH-SPEED, LOW-POWER GAAS LOGIC FAMILY
FULKERSON, DE
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (01) : 70 - 74
[38] Opportunities and challenges of IIII-V nanoelectronics for future high-speed, low-power logic applications
Chau, R
Datta, S
Majumdar, A
2005 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST, 2005, : 17 - 20
[39] Low voltage low power high-speed BiCMOS multiplier
Cheng, Kuo-Hsing
Yeha, Yu-Kwang
Lian, Farn-Son
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 2
[40] High-Speed, Low-Power, and Error-Free Asynchronous Write Circuit for STT-MRAM and Logic
Zhang, Deming
Zeng, Lang
Wang, Gefei
Zhang, Yu
Zhang, Youguang
Klein, Jacques Olivier
Zhao, Weisheng
IEEE TRANSACTIONS ON MAGNETICS, 2016, 52 (08)

← 1 2 3 4 5 →