1.1V HIGH-SPEED LOW-POWER BICMOS LOGIC-CIRCUIT

被引：0

作者：

YEO, KS

ROFAIL, SS

机构：

来源：

ELECTRONICS LETTERS | 1995年 / 31卷 / 13期

关键词：

BICMOS INTEGRATED CIRCUITS; BICMOS LOGIC CIRCUITS; LOGIC CIRCUITS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 1.1 V full-swing high speed, low power BiCMOS logic circuit is presented. It consists of nine devices and uses noncomplementary BiCMOS process. Bootstrapping and partial charge removal techniques are employed. HSPICE simulations have shown that the new circuit outperforms both CMOS and a recently reported circuit in terms of speed and power-delay product. An analytical expression relating the pull-up delay with its device parameters is also derived.

引用

页码：1039 / 1041

页数：3

共 50 条

[21] High-speed and low-power ECL circuits design based on BiCMOS technology
Wisetphanichkij, S
Dejhan, K
Cheevasuvit, F
Soonyeekan, C
APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
[22] High-speed, low-power BiCMOS comparator using a pMOS variable load
Boni, A
Morandi, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) : 143 - 146
[23] Review on Domino Logic Techniques for High Speed Low-Power Logic Circuit Application
Bala, T. Vinoth
Rishi, P. L.
Sharuya, R.
Subashree, N.
Sneha, M.
Sabarikannan, M. M.
2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 968 - 971
[24] Asymmetric slope dual mode differential logic circuit for compatibility of low-power and high-speed operations
Morimoto, Masao
Nagata, Makoto
Taki, Kazuo
IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 675 - 682
[25] DESIGN OF A 1.5 V FULL-SWING BOOTSTRAPPED BICMOS LOGIC-CIRCUIT
CHIK, RYV
SALAMA, CAT
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (09) : 972 - 978
[26] Low-Leakage and Low-Power Implementation of High-Speed Logic Gates
Wu, Tsung-Yi
Lu, Liang-Ying
IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 401 - 408
[27] LOW-POWER, HIGH-SPEED INTEGRATED-LOGIC WITH GAAS MOSFET
YOKOYAMA, N
MIMURA, T
KUSAKAWA, H
SUYAMA, K
FUKUTA, M
JAPANESE JOURNAL OF APPLIED PHYSICS, 1980, 19 : 325 - 328
[28] High-speed low-power logic gates using floating gates
Rodríguez-Villegas, E
Quintana, JM
Avedillo, MJ
Rueda, A
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 389 - 392
[29] On mixed PTL/static logic for low-power and high-speed circuits
Cho, GR
Chen, T
VLSI DESIGN, 2001, 12 (03) : 399 - 406
[30] A high-speed, low-power SOICMOS circuit with variable threshold voltages
Higuchi, H
Ikeda, T
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (05): : 20 - 28

← 1 2 3 4 5 →