JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP

被引：3
|
作者：
YAMASHITA, M [1 ]
TSUJI, T [1 ]
NISHIMURA, T [1 ]
MURATA, M [1 ]
NAMEKAWA, T [1 ]
机构：
[1] OSAKA UNIV,FAC ENGN,DEPT COMMUN ENGN,SUITA,OSAKA 565,JAPAN
来源：
PROCEEDINGS OF THE IEEE | 1976年 / 64卷 / 11期
关键词：
D O I：
10.1109/PROC.1976.10396
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1640 / 1641
页数：2
相关论文
共 50 条
  • [21] A digital phase-locked loop for frequency detection
    Werter, JM
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1252 - 1255
  • [22] A design method for digital phase-locked loop
    Ru Jiyuan
    Liu Yujia
    Xue Wei
    PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
  • [23] Markov model for digital phase-locked loop
    Samokhvalov, A.A.
    Kondrat'ev, A.V.
    Timofeev, A.A.
    Elektromagnitnye Volny i Elektronnye Systemy, 2005, 10 (06): : 47 - 55
  • [24] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
    RUSSO, F
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94
  • [25] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
    GARODNICK, J
    GRECO, J
    SCHILLING, DL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764
  • [26] Digital Phase-Locked Loop and its Realization
    Kao, Tsai-Sheng
    Chen, Sheng-Chih
    Chang, Yuan-Chang
    Hou, Sheng-Yun
    Juan, Chang-Jung
    AIC '09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATIONS: RECENT ADVANCES IN APPLIED INFORMAT AND COMMUNICATIONS, 2009, : 415 - +
  • [27] EFFECT OF PHASE JITTER ON PERFORMANCE OF A FIRST-ORDER PHASE-LOCKED LOOP
    PROTONOTARIOS, EN
    IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1970, CO18 (01): : 74 - +
  • [28] PULL-IN CHARACTERISTICS OF PHASE-LOCKED LOOP CONSIDERING FAST JITTER
    YAMASHITA, M
    MATSUDA, Y
    MURATA, M
    NAMEKAWA, T
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1977, 60 (02): : 26 - 33
  • [29] A low jitter and low-power phase-locked loop design
    Chen, KH
    Liao, HS
    Tzou, LJ
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 257 - 260
  • [30] A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase-Frequency-Error Compensation
    Ho, Yung-Hsiang
    Yao, Chia-Yu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1984 - 1992
12345