JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP

被引：3
|
作者：
YAMASHITA, M [1 ]
TSUJI, T [1 ]
NISHIMURA, T [1 ]
MURATA, M [1 ]
NAMEKAWA, T [1 ]
机构：
[1] OSAKA UNIV,FAC ENGN,DEPT COMMUN ENGN,SUITA,OSAKA 565,JAPAN
来源：
PROCEEDINGS OF THE IEEE | 1976年 / 64卷 / 11期
关键词：
D O I：
10.1109/PROC.1976.10396
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1640 / 1641
页数：2
相关论文
共 50 条
  • [31] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
    TOKUNAGA, M
    SASASE, I
    MORI, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
  • [32] 3.2-GHz Digital Phase-Locked Loop With Autocorrelation-Based Direct Jitter Correction
    Park, Gijin
    Yeom, Sunoh
    Jang, In-Woo
    Lee, Dongjun
    Han, Jaeduk
    Choo, Min-Seong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (09) : 4091 - 4095
  • [33] Design of Low Jitter Phase-Locked Loop with Closed Loop Voltage Controlled Oscillator
    Jung, Seok Min
    Roveda, Janet Meiling
    2015 IEEE 16TH ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE (WAMICON), 2015,
  • [34] The stationary phase error distribution of a digital phase-locked loop
    Skiller, G
    Huang, D
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (06) : 925 - 927
  • [35] A phase-locked loop
    Shahruz, SM
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
  • [36] PHASE-LOCKED LOOP
    MCLEAN, D
    CONTROL, 1967, 11 (109): : 339 - &
  • [37] Phase-jitter dynamics of digital phase-locked loops: Part II
    Teplinsky, A
    Feely, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (04): : 458 - 473
  • [38] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [39] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [40] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
12345