Markov model for digital phase-locked loop

被引：0

作者：

Samokhvalov, A.A. ^{[1
]}

Kondrat'ev, A.V. ^{[1
]}

Timofeev, A.A. ^{[1
]}

机构：

[1] MGTU im. N. E. Baumana, Moscow, Russia

来源：

Elektromagnitnye Volny i Elektronnye Systemy | 2005年 / 10卷 / 06期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Phase locked loops

引用

页码：47 / 55

共 50 条

[1] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
TOKUNAGA, M
SASASE, I
MORI, S
[J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
[2] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
MAKSAKOV, VP
[J]. RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
[3] DIGITAL PHASE-LOCKED LOOP.
Furtney Jr., R.W.
[J]. 1884, (17):
[4] DIGITAL PHASE-LOCKED LOOP MODELS
BELYKH, VN
[J]. RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
[5] A digital phase-locked loop for frequency detection
Werter, JM
[J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1252 - 1255
[6] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
[J]. PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
[7] A design method for digital phase-locked loop
Ru Jiyuan
Liu Yujia
Xue Wei
[J]. PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
[8] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
RUSSO, F
[J]. IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94
[9] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
WALTERS, SM
TROUDET, T
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
[10] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
GARODNICK, J
GRECO, J
SCHILLING, DL
[J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764