High-performance texture decompression hardware

被引：0
|
作者：
Anders Kugler
机构：
[1] Universität Tübingen,
[2] Wilhelm-Schickard-Institut für Informatik,undefined
[3] Graphisch-Interaktive Systeme (WSI/GRIS),undefined
[4] Auf der Morgenstelle 10,undefined
[5] D-72076 Tübingen,undefined
[6] Germany e-mail: kugler@gris.uni-tuebingen.de http://www.gris.uni-tuebingen.de/∼kugler,undefined
来源：
The Visual Computer | 1997年 / 13卷
关键词：
Key words: Graphics hardware; Texture mapping; Image quantisation and compression; filtering;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：51 / 63
页数：12
相关论文
共 50 条
  • [41] HRHS: A High-Performance Real-Time Hardware Scheduler
    Derafshi, Danesh
    Norollah, Amin
    Khosroanjam, Mohsen
    Beitollahi, Hakem
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (04) : 897 - 908
  • [42] High-performance concurrent error detection scheme for AES hardware
    Satoh, Akashi
    Sugawara, Takeshi
    Homma, Naofumi
    Aoki, Takafumi
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2008, PROCEEDINGS, 2008, 5154 : 100 - +
  • [43] Hardware Implementation of High-Performance Polynomial Multiplication for KEM Saber
    Tu, Yazheng
    He, Pengzhou
    Lee, Chiou-Yng
    Chasaki, Danai
    Xie, Jiafeng
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1160 - 1164
  • [44] High-Performance Hardware Implementation of the KATAN Lightweight Cryptographic Cipher
    Al-Moselly, Muntaser
    Al-Haj, Ali
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (01)
  • [45] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [46] High-performance designs for linear algebra operations on reconfigurable hardware
    Zhuo, Ling
    Prasanna, Viktor K.
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (08) : 1057 - 1071
  • [47] A Compact and High-Performance Hardware Architecture for CRYSTALS-Dilithium
    Zhao C.
    Zhang N.
    Wang H.
    Yang B.
    Zhu W.
    Li Z.
    Zhu M.
    Yin S.
    Wei S.
    Liu L.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021, 2022 (01): : 270 - 295
  • [48] High-performance microarchitecture with hardware-programmable functional units
    Razdan, Rahul
    Smith, Michael D.
    Professional Engineering, 1994, 7 (21) : 172 - 180
  • [49] High-Performance Hardware Implementation of the Saber Key Encapsulation Protocol
    Li, Dejian
    Zhong, Junjie
    Cheng, Song
    Zhang, Yuantuo
    Gao, Shunxian
    Cui, Yijun
    ELECTRONICS, 2024, 13 (04)
  • [50] Implementation of a high-performance genetic algorithm processor for hardware optimization
    Kim, J
    Choi, Y
    Lee, C
    Chung, D
    IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (01): : 195 - 203
12345