High-performance texture decompression hardware

被引：0
|
作者：
Anders Kugler
机构：
[1] Universität Tübingen,
[2] Wilhelm-Schickard-Institut für Informatik,undefined
[3] Graphisch-Interaktive Systeme (WSI/GRIS),undefined
[4] Auf der Morgenstelle 10,undefined
[5] D-72076 Tübingen,undefined
[6] Germany e-mail: kugler@gris.uni-tuebingen.de http://www.gris.uni-tuebingen.de/∼kugler,undefined
来源：
The Visual Computer | 1997年 / 13卷
关键词：
Key words: Graphics hardware; Texture mapping; Image quantisation and compression; filtering;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：51 / 63
页数：12
相关论文
共 50 条
  • [21] A High-Performance Hardware Architecture for Spectral Hash Algorithm
    Cheung, Ray C. C.
    Koc, Cetin Kaya
    Villasenor, John D.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 215 - +
  • [22] High-Performance Hardware Implementation of LED block cipher
    Mhaouch, Ayoub
    Fradi, Marwa
    Gtifa, Wafa
    Issa, Khaled
    Ben Abdelali, Abdessalem
    Machhout, Mohsen
    2024 IEEE 7TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES, SIGNAL AND IMAGE PROCESSING, ATSIP 2024, 2024, : 317 - 321
  • [23] Securing Network Processors with High-Performance Hardware Monitors
    Wolf, Tilman
    Chandrikakutty, Harikrishnan Kumarapillai
    Hu, Kekai
    Unnikrishnan, Deepak
    Tessier, Russell
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2015, 12 (06) : 652 - 664
  • [24] A Flexible and High-Performance Hardware Video Encoder Architecture
    Wei, Kaijin
    Zhang, Shanghang
    Jia, Huizhu
    Xie, Don
    Gao, Wen
    2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 373 - 376
  • [25] High-Performance Hardware Architectures for Galois Counter Mode
    Satoh, Akashi
    Sugawara, Takeshi
    Aoki, Takafumi
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 917 - 930
  • [26] Integration of hardware and software in a high-performance laboratory reactor
    Infante, JR
    Villarreal, LA
    Cisneros, A
    Peralta, RD
    Lopez, RG
    Trevino, ME
    Wisniak, J
    JOURNAL OF APPLIED POLYMER SCIENCE, 1996, 62 (13) : 2311 - 2316
  • [27] Hardware Architecture for High-Performance Regular Expression Matching
    Lee, Tsern-Huei
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 984 - 993
  • [28] High-Performance Stateful Intrusion Detection in Reconfigurable Hardware
    Yoon, Seungyong
    Kim, Byoungkoo
    Oh, Jintae
    JOURNAL OF INFORMATION ASSURANCE AND SECURITY, 2007, 2 (01): : 68 - 74
  • [29] Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers
    Taylor, DE
    Turner, JS
    Lockwood, JW
    Horta, EL
    COMPUTER NETWORKS, 2002, 38 (03) : 295 - 310
  • [30] Deep Learning Inferencing with High-performance Hardware Accelerators
    Kljucaric, Luke
    George, Alan D.
    ACM TRANSACTIONS ON INTELLIGENT SYSTEMS AND TECHNOLOGY, 2023, 14 (04)
12345