High-Performance Hardware Implementation of the KATAN Lightweight Cryptographic Cipher

被引:0
|
作者
Al-Moselly, Muntaser [1 ]
Al-Haj, Ali [2 ]
机构
[1] Princess Sumaya Univ Technol, Dept Elect Engn, Amman 11941, Jordan
[2] Princess Sumaya Univ Technol, Dept Comp Engn, Amman 11941, Jordan
关键词
Lightweight cryptography; KATAN; VLSI implementation; THE-MIDDLE ATTACK; CRYPTANALYSIS;
D O I
10.1142/S0218126623500172
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Lightweight cryptography has been proposed recently as an attractive solution to provide security for the ever-growing number of IoT resource-constrained devices. Many of the proposed lightweight cryptographic ciphers have been implemented in software. However, for practical embedded IoT applications, hardware implementations are preferred because they have small silicon area and low-power consumption. In this paper, we present a transistor-level hardware implementation of the well-known KATAN lightweight cipher. This cipher has been chosen due to its operational simplicity and high levels of security. Moreover, the structure of the KATAN cipher lends itself naturally for transistor-level hardware implementation. The design has been implemented at the transistor level using the advanced new 28-nm CMOS technology which facilitates optimized designs for the resource-constrained IoT devices. The proposed VLSI KATAN encryption and decryption circuits have been designed and simulated using the Synopsys Custom Designer Tool using 28-nm technology, 0.9 v supply voltage and a 1 GHz clock signal. The KATAN encryption circuit has 312 GE (Gate Equivalent) without key and irregular update registers, and 1081 GE for the overall design, and the decryption circuit has 390 GE without memory registers and 6867 GE for the overall design.
引用
收藏
页数:26
相关论文
共 50 条
  • [1] High-Performance Hardware Implementation of LED block cipher
    Mhaouch, Ayoub
    Fradi, Marwa
    Gtifa, Wafa
    Issa, Khaled
    Ben Abdelali, Abdessalem
    Machhout, Mohsen
    2024 IEEE 7TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES, SIGNAL AND IMAGE PROCESSING, ATSIP 2024, 2024, : 317 - 321
  • [2] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [3] High-Performance Hardware Implementation for RC4 Stream Cipher
    Gupta, Sourav Sen
    Chattopadhyay, Anupam
    Sinha, Koushik
    Maitra, Subhamoy
    Sinha, Bhabani P.
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (04) : 730 - 743
  • [4] HIGH-PERFORMANCE INTERFACE ARCHITECTURES FOR CRYPTOGRAPHIC HARDWARE
    ANDERSON, DP
    RANGAN, PV
    LECTURE NOTES IN COMPUTER SCIENCE, 1988, 304 : 301 - 309
  • [5] High performance cryptographic engine PANAMA: Hardware implementation
    Selimis, G
    Kitsos, P
    Koufopavlou, O
    ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, 2004, : 575 - 578
  • [6] Hardware Implementation of Simeck Cipher as a Lightweight Hash Function
    Bhoyar, Prachin
    Dhok, Sanjay
    Deshmukh, Raghavendra
    ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 125 - 131
  • [7] An Efficient Hardware Implementation of FeW Lightweight Block Cipher
    Nemati, Ali
    Feizi, Soheil
    Ahmadi, Arash
    Haghiri, Saeed
    Ahmadi, Majid
    Alirezaee, Shahpour
    2015 INTERNATIONAL SYMPOSIUM ON ARTIFICIAL INTELLIGENCE AND SIGNAL PROCESSING (AISP), 2015, : 273 - 278
  • [8] Efficient hardware implementation of SIMECK lightweight block cipher
    Kumari S.
    Mishra Z.
    Acharya B.
    International Journal of High Performance Systems Architecture, 2023, 11 (03) : 129 - 136
  • [9] An efficient hardware implementation of LED lightweight block cipher
    Mhaouch, Ayoub
    Ayadi, Wadhah
    Ridha, Sarra
    Issa, Khaled
    Ben Abdelali, Abdessalem
    Machhout, Mohsen
    2024 IEEE 7TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES, SIGNAL AND IMAGE PROCESSING, ATSIP 2024, 2024, : 312 - 316
  • [10] Optimization and Modeling of FPGA Implementation of the Katan Cipher
    Mohd, Bassam Jamil
    Hayajneh, Thaier
    Abu Khalaf, Zaid
    2015 6TH INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION SYSTEMS (ICICS), 2015, : 68 - 72