HIGH-PERFORMANCE INTERFACE ARCHITECTURES FOR CRYPTOGRAPHIC HARDWARE

被引:0
|
作者
ANDERSON, DP
RANGAN, PV
机构
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
引用
收藏
页码:301 / 309
页数:9
相关论文
共 50 条
  • [1] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [2] High-Performance Hardware Implementation of the KATAN Lightweight Cryptographic Cipher
    Al-Moselly, Muntaser
    Al-Haj, Ali
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (01)
  • [3] High-Performance Hardware Architectures for Galois Counter Mode
    Satoh, Akashi
    Sugawara, Takeshi
    Aoki, Takafumi
    IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 917 - 930
  • [4] Exploring the high-performance hardware/software interface
    Electronic Product Design, 1996, 17 (11):
  • [5] Towards High-Performance Supersingular Isogeny Cryptographic Hardware Accelerator Design
    Su, Guantong
    Bai, Guoqiang
    ELECTRONICS, 2023, 12 (05)
  • [6] Hardware Acceleration of OpenSSL cryptographic functions for high-performance Internet Security
    Khalil-Hani, Mohamed
    Nambiar, Vishnu P.
    Marsono, M. N.
    UKSIM-AMSS FIRST INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, MODELLING AND SIMULATION, 2010, : 374 - 379
  • [7] Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM
    Mozaffari-Kermani, Mehran
    Reyhani-Masoleh, Arash
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (08) : 1165 - 1178
  • [8] HARDWARE SOFTWARE ORGANIZATION OF A HIGH-PERFORMANCE ATM HOST INTERFACE
    TRAW, CBS
    SMITH, JM
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1993, 11 (02) : 240 - 253
  • [9] CephArmor: A Lightweight Cryptographic Interface for Secure High-Performance Ceph Storage Systems
    Khoda Parast, Fatemeh
    Kelly, Brett
    Hakak, Saqib
    Wang, Yang
    Kent, Kenneth B.
    IEEE ACCESS, 2022, 10 : 127911 - 127927
  • [10] Parallel hardware architectures for the cryptographic Tate pairing
    Bertoni, G.
    Breveglieri, L.
    Fragneto, P.
    Pelosi, G.
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 186 - +