共 50 条
- [1] Synchronous full-scan for asynchronous handshake circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 397 - 406
- [2] Static test compaction for multiple full-scan circuits 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 393 - 396
- [3] ATPG for dynamic burn-in test in full-scan circuits PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 75 - +
- [4] Synchronous handshake circuits SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 86 - 95
- [5] An efficient test relaxation technique for combinational & full-scan sequential circuits 20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 53 - 59
- [6] The accidental detection index as a fault ordering heuristic for full-scan circuits DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1008 - 1013
- [7] Static test compaction for diagnostic test sets of full-scan circuits IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 365 - 373
- [9] ASYNCHRONOUS MULTIPLIERS AS COMBINATIONAL HANDSHAKE CIRCUITS ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 149 - 163