Synchronous Full-Scan for Asynchronous Handshake Circuits

被引:0
|
作者
Frank te Beest
Ad Peeters
Kees van Berkel
Hans Kerkhoff
机构
[1] University of Twente,MESA + Research Institute
[2] Testable Design and Test of Microsystems,undefined
[3] Philips Research Laboratories,undefined
[4] Electronic Design & Tools,undefined
[5] Philips Research Laboratories,undefined
[6] Information and Software Technology,undefined
来源
关键词
asynchronous circuits; DFT; scan design; LSSD; L1L2*;
D O I
暂无
中图分类号
学科分类号
摘要
Handshake circuits form a special class of asynchronous circuits that has enabled the industrial exploitation of the asynchronous potential such as low power, low electromagnetic emission, and increased cryptographic security. In this paper we present a test solution for handshake circuits that brings synchronous test-quality to asynchronous circuits. We add a synchronous mode of operation to handshake circuits that allows full controllability and observability during test. This technique is demonstrated on some industrial examples and gives over 99% stuck-at fault coverage, using test-pattern generators developed for synchronous circuits. The paper describes how such a full-scan mode can be achieved, including an approach to minimize the number of dummy latches in case latches are used in the data path of the handshake circuit.
引用
收藏
页码:397 / 406
页数:9
相关论文
共 50 条
  • [1] Synchronous full-scan for asynchronous handshake circuits
    Beest, FT
    Peeters, A
    Van Berkel, K
    Kerkhoff, H
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 397 - 406
  • [2] Static test compaction for multiple full-scan circuits
    Pomeranz, I
    Reddy, SM
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 393 - 396
  • [3] ATPG for dynamic burn-in test in full-scan circuits
    Benso, Alfredo
    Bosio, Alberto
    Di Carlo, Stefano
    Di Natale, Giorgio
    Prinetto, Paolo
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 75 - +
  • [4] Synchronous handshake circuits
    Peeters, A
    van Berkel, K
    SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 86 - 95
  • [5] An efficient test relaxation technique for combinational & full-scan sequential circuits
    El-Maleh, A
    Al-Suwaiyan, A
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 53 - 59
  • [6] The accidental detection index as a fault ordering heuristic for full-scan circuits
    Pomeranz, I
    Reddy, SM
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1008 - 1013
  • [7] Static test compaction for diagnostic test sets of full-scan circuits
    Pomeranz, I.
    Reddy, S. M.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 365 - 373
  • [8] Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1907 - 1911
  • [9] ASYNCHRONOUS MULTIPLIERS AS COMBINATIONAL HANDSHAKE CIRCUITS
    HAANS, J
    VANBERKEL, K
    PEETERS, A
    SCHALIJ, F
    ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 149 - 163
  • [10] On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (07) : 1135 - 1140