The accidental detection index as a fault ordering heuristic for full-scan circuits

被引:4
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Eng, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/DATE.2005.306
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We investigate a new fault ordering heuristic for test generation in full-scan circuits. The heuristic is referred to as the accidental detection index. It associates a value ADI (f) with every circuit fault f. The heuristic estimates the number of faults that will be detected by a test generated for f. Fault ordering is done such that a fault with a higher accidental detection index appears earlier in the ordered fault set and targeted earlier during test generation. This order is effective for generating compact test sets, and for obtaining a test set with a steep fault coverage curve. Such a test set has several applications. We present experimental results to demonstrate the effectiveness of the heuristic.
引用
收藏
页码:1008 / 1013
页数:6
相关论文
共 22 条
  • [1] Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1907 - 1911
  • [2] Synchronous full-scan for asynchronous handshake circuits
    Beest, FT
    Peeters, A
    Van Berkel, K
    Kerkhoff, H
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (04): : 397 - 406
  • [3] Synchronous Full-Scan for Asynchronous Handshake Circuits
    Frank te Beest
    Ad Peeters
    Kees van Berkel
    Hans Kerkhoff
    [J]. Journal of Electronic Testing, 2003, 19 : 397 - 406
  • [4] Static test compaction for multiple full-scan circuits
    Pomeranz, I
    Reddy, SM
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 393 - 396
  • [5] ATPG for dynamic burn-in test in full-scan circuits
    Benso, Alfredo
    Bosio, Alberto
    Di Carlo, Stefano
    Di Natale, Giorgio
    Prinetto, Paolo
    [J]. PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 75 - +
  • [6] An efficient test relaxation technique for combinational & full-scan sequential circuits
    El-Maleh, A
    Al-Suwaiyan, A
    [J]. 20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 53 - 59
  • [7] Static test compaction for diagnostic test sets of full-scan circuits
    Pomeranz, I.
    Reddy, S. M.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2010, 4 (05): : 365 - 373
  • [8] Exact computation of maximally dominating faults and its application to n-detection tests for full-scan circuits
    Polian, I
    Pomeranz, I
    Reddy, SM
    Becker, B
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (03): : 235 - 244
  • [9] On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (07) : 1135 - 1140
  • [10] An almost full-scan BIST solution - Higher fault coverage and shorter test application time
    Tsai, HC
    Bhawmik, S
    Cheng, KTT
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1065 - 1073