共 22 条
- [21] Enhanced 3-valued logic/fault simulation for full scan circuits using implicit logic values ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 108 - 113
- [22] SELF-PARITY COMBINATIONAL-CIRCUITS FOR SELF-TESTING, CONCURRENT FAULT-DETECTION AND PARITY SCAN DESIGN VLSI 93, 1994, 42 : 103 - 111