The accidental detection index as a fault ordering heuristic for full-scan circuits

被引:4
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Eng, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/DATE.2005.306
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We investigate a new fault ordering heuristic for test generation in full-scan circuits. The heuristic is referred to as the accidental detection index. It associates a value ADI (f) with every circuit fault f. The heuristic estimates the number of faults that will be detected by a test generated for f. Fault ordering is done such that a fault with a higher accidental detection index appears earlier in the ordered fault set and targeted earlier during test generation. This order is effective for generating compact test sets, and for obtaining a test set with a steep fault coverage curve. Such a test set has several applications. We present experimental results to demonstrate the effectiveness of the heuristic.
引用
收藏
页码:1008 / 1013
页数:6
相关论文
共 22 条
  • [21] Enhanced 3-valued logic/fault simulation for full scan circuits using implicit logic values
    Kajihara, S
    Saluja, KK
    Reddy, SM
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 108 - 113
  • [22] SELF-PARITY COMBINATIONAL-CIRCUITS FOR SELF-TESTING, CONCURRENT FAULT-DETECTION AND PARITY SCAN DESIGN
    GOSSEL, M
    SOGOMONYAN, ES
    VLSI 93, 1994, 42 : 103 - 111