The accidental detection index as a fault ordering heuristic for full-scan circuits

被引:4
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Eng, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/DATE.2005.306
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We investigate a new fault ordering heuristic for test generation in full-scan circuits. The heuristic is referred to as the accidental detection index. It associates a value ADI (f) with every circuit fault f. The heuristic estimates the number of faults that will be detected by a test generated for f. Fault ordering is done such that a fault with a higher accidental detection index appears earlier in the ordered fault set and targeted earlier during test generation. This order is effective for generating compact test sets, and for obtaining a test set with a steep fault coverage curve. Such a test set has several applications. We present experimental results to demonstrate the effectiveness of the heuristic.
引用
收藏
页码:1008 / 1013
页数:6
相关论文
共 22 条
  • [11] Dental and Maxillofacial Cone Beam Computed Tomography Dose Index in Full-Fan and Full-Scan Mode
    Jia, S.
    Zhang, L.
    Xing, Y.
    Gao, H.
    MEDICAL PHYSICS, 2020, 47 (06) : E524 - E525
  • [12] Static test compaction for full-scan circuits based on combinational test sets and non-scan sequential test sequences
    Pomeranz, I
    Reddy, SM
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 335 - 340
  • [13] Revisiting response compaction in space for full-scan circuits with nonexhaustive test sets using concept of sequence characterization
    Das, SR
    Ramamoorthy, CV
    Assaf, MH
    Petriu, EM
    Jone, WB
    Sahinoglu, M
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (05) : 1662 - 1677
  • [14] Fault simulation and response compaction in full scan circuits using HOPE
    Das, SR
    Ramamoorthy, CV
    Assaf, MH
    Petriu, EM
    Jone, WB
    Sahinoglu, M
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (06) : 2310 - 2328
  • [15] Minimisation of power dissipation during test application in full-scan sequential circuits using primary input freezing
    Nicolici, N
    Al-Hashimi, BM
    Williams, AC
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (05): : 313 - 322
  • [16] Fault simulation and response compaction in full scan circuits using HOPE
    Das, SR
    Assaf, MH
    Petriu, EM
    Jone, WB
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 607 - 612
  • [17] Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits
    Bareisa, E.
    Bieliauskas, P.
    Jusas, V.
    Targamadze, A.
    Motiejunas, L.
    Seinauskas, R.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2010, (09) : 39 - 42
  • [18] Full-Scan Fragmentation Options for the Detection of Food Contaminants by an Affordable LC-Q-Orbitrap MS
    Zomer, Paul
    Mol, Hans
    Scheibner, Olaf
    Bromirski, Maciej
    BRAZILIAN JOURNAL OF ANALYTICAL CHEMISTRY, 2020, 7 (28): : 87 - 89
  • [19] Static test compaction for full-scan circuits based on combinational test sets and nonscan input sequences and a lower bound on the number of tests
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) : 1569 - 1581
  • [20] On generating tests that avoid the detection of redundant faults in synchronous sequential circuits with full scan
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (04) : 491 - 495