Synchronous Full-Scan for Asynchronous Handshake Circuits

被引:0
|
作者
Frank te Beest
Ad Peeters
Kees van Berkel
Hans Kerkhoff
机构
[1] University of Twente,MESA + Research Institute
[2] Testable Design and Test of Microsystems,undefined
[3] Philips Research Laboratories,undefined
[4] Electronic Design & Tools,undefined
[5] Philips Research Laboratories,undefined
[6] Information and Software Technology,undefined
来源
关键词
asynchronous circuits; DFT; scan design; LSSD; L1L2*;
D O I
暂无
中图分类号
学科分类号
摘要
Handshake circuits form a special class of asynchronous circuits that has enabled the industrial exploitation of the asynchronous potential such as low power, low electromagnetic emission, and increased cryptographic security. In this paper we present a test solution for handshake circuits that brings synchronous test-quality to asynchronous circuits. We add a synchronous mode of operation to handshake circuits that allows full controllability and observability during test. This technique is demonstrated on some industrial examples and gives over 99% stuck-at fault coverage, using test-pattern generators developed for synchronous circuits. The paper describes how such a full-scan mode can be achieved, including an approach to minimize the number of dummy latches in case latches are used in the data path of the handshake circuit.
引用
收藏
页码:397 / 406
页数:9
相关论文
共 50 条
  • [31] SYNCHRONOUS-TO-ASYNCHRONOUS CONVERSION OF CRYPTOGRAPHIC CIRCUITS
    Cassia, Ricardo F.
    Alves, Vladimir C.
    Besnard, Federico G. -D.
    Franca, Felipe M. G.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (02) : 271 - 282
  • [32] Adding synchronous and LSSD modes to asynchronous circuits
    van Berkel, K
    Peeters, A
    Beest, FT
    MICROPROCESSORS AND MICROSYSTEMS, 2003, 27 (09) : 461 - 471
  • [33] Design of asynchronous circuits by synchronous CAD tools
    Kondratyev, A
    Lwin, K
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 411 - 414
  • [34] CPlace: A Constructive Placer for Synchronous and Asynchronous Circuits
    Kounalakis, Evriklis
    Sotiriou, Christos P.
    17TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2011), 2011, : 22 - 29
  • [35] Functional genetic discovery of enzymes using full-scan mass spectrometry metabolomics
    Caudy, Amy A.
    Hanchard, Julia A.
    Hsieh, Alan
    Shaan, Saravannan
    Rosebrock, Adam P.
    BIOCHEMISTRY AND CELL BIOLOGY, 2019, 97 (01) : 73 - 84
  • [36] Static test compaction for full-scan circuits based on combinational test sets and nonscan input sequences and a lower bound on the number of tests
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) : 1569 - 1581
  • [37] Prototyping globally asynchronous locally synchronous circuits on commercial synchronous FPGAs
    Najibi, M
    Saleh, K
    Naderi, M
    Pedram, H
    Sedighi, M
    16th International Workshop on Rapid System Prototyping, Proceedings: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 63 - 69
  • [38] Scan test strategy for asynchronous-synchronous interfaces
    Petre, O
    Kerkhoff, HG
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (06): : 639 - 645
  • [39] Full-Scan LBIST with Capture-per-Cycle Hybrid Test Points
    Milewski, Sylwester
    Mukherjee, Nilanjan
    Rajski, Janusz
    Solecki, Jedrzej
    Tyszer, Jerzy
    Zawada, Justyna
    2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
  • [40] Chip-level diagnostic strategy for full-scan designs with multiple faults
    Lin, YC
    Huang, SY
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 38 - 43