Synchronous Full-Scan for Asynchronous Handshake Circuits

被引:0
|
作者
Frank te Beest
Ad Peeters
Kees van Berkel
Hans Kerkhoff
机构
[1] University of Twente,MESA + Research Institute
[2] Testable Design and Test of Microsystems,undefined
[3] Philips Research Laboratories,undefined
[4] Electronic Design & Tools,undefined
[5] Philips Research Laboratories,undefined
[6] Information and Software Technology,undefined
来源
关键词
asynchronous circuits; DFT; scan design; LSSD; L1L2*;
D O I
暂无
中图分类号
学科分类号
摘要
Handshake circuits form a special class of asynchronous circuits that has enabled the industrial exploitation of the asynchronous potential such as low power, low electromagnetic emission, and increased cryptographic security. In this paper we present a test solution for handshake circuits that brings synchronous test-quality to asynchronous circuits. We add a synchronous mode of operation to handshake circuits that allows full controllability and observability during test. This technique is demonstrated on some industrial examples and gives over 99% stuck-at fault coverage, using test-pattern generators developed for synchronous circuits. The paper describes how such a full-scan mode can be achieved, including an approach to minimize the number of dummy latches in case latches are used in the data path of the handshake circuit.
引用
收藏
页码:397 / 406
页数:9
相关论文
共 50 条
  • [21] Synchronous to asynchronous conversion of digital circuits
    Cassia, Ricardo
    Franca, Felipe
    Alves, Vladimir
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 365 - +
  • [22] Enhanced reduced pin-count test for full-scan design
    Vranken, H
    Waayers, T
    Fleury, H
    Lelouvier, D
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 738 - 747
  • [23] On generating tests that avoid the detection of redundant faults in synchronous sequential circuits with full scan
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (04) : 491 - 495
  • [24] PASE-scan design: A new full-scan structure to reduce test application time
    Solana, JM
    Manzano, MA
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (06): : 283 - 293
  • [25] Asynchronous design by conversion: Converting synchronous circuits into asynchronous ones
    Branover, A
    Kol, R
    Ginosar, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 870 - 875
  • [26] Full-Scan Versus Half-Scan in Cone Beam Breast CT - a Quantitative Comparison
    Chen, L.
    Lai, C.
    Zhong, Y.
    Ge, S.
    Han, T.
    Liu, X.
    Shen, Y.
    Yi, Y.
    You, Z.
    Wang, T.
    Shaw, C.
    MEDICAL PHYSICS, 2009, 36 (06)
  • [27] Enhanced reduced pin-count test for full-scan design
    Vranken, H
    Waayers, T
    Fleury, H
    Lelouvier, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 129 - 143
  • [28] Enhanced Reduced Pin-Count Test for Full-Scan Design
    Harald Vranken
    Tom Waayers
    Hervé Fleury
    David Lelouvier
    Journal of Electronic Testing, 2002, 18 : 129 - 143
  • [29] Generalized equivalent circuits of an asynchronous and synchronous machines
    Novocherkasskij Gosudarstvennyj, Tekhnicheskij Univ, Novocherkassk, Russia
    Elektr, 4 (27-29):
  • [30] Adding synchronous and LSSD modes to asynchronous circuits
    van Berkel, K
    Peeters, A
    te Beest, F
    ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 161 - 170