共 50 条
- [21] Synchronous to asynchronous conversion of digital circuits PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 365 - +
- [22] Enhanced reduced pin-count test for full-scan design INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 738 - 747
- [24] PASE-scan design: A new full-scan structure to reduce test application time IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (06): : 283 - 293
- [25] Asynchronous design by conversion: Converting synchronous circuits into asynchronous ones DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 870 - 875
- [27] Enhanced reduced pin-count test for full-scan design JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 129 - 143
- [28] Enhanced Reduced Pin-Count Test for Full-Scan Design Journal of Electronic Testing, 2002, 18 : 129 - 143
- [30] Adding synchronous and LSSD modes to asynchronous circuits ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 161 - 170