Synchronous to asynchronous conversion of digital circuits

被引：0
|
作者：
Cassia, Ricardo [1 ]
Franca, Felipe [1 ]
Alves, Vladimir [2 ]
机构：
[1] Univ Fed Rio de Janeiro, COPPE, PEE, PESC, BR-21945 Rio De Janeiro, Brazil
[2] Simple Tech, Santa Ana, CA USA
来源：
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work an automated conversion method of synchronous circuits into asynchronous ones is presented. The technique utilizes the synchronous circuit fully synthesized netlist, and employs ASERT - Asynchronous Scheduling by Edge Reversal Timing - for signaling and synchronization between asynchronous functional units, which are ectracted from the functional blocks hierarchical organization conceived by the original synchronous circuit designer. The method utilizes CAD tools and standard cells libraries for traditional synchronous circuits in addition to a specific developed software.
引用
收藏
页码：365 / +
页数：2
相关论文
共 50 条
  • [1] SYNCHRONOUS-TO-ASYNCHRONOUS CONVERSION OF CRYPTOGRAPHIC CIRCUITS
    Cassia, Ricardo F.
    Alves, Vladimir C.
    Besnard, Federico G. -D.
    Franca, Felipe M. G.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (02) : 271 - 282
  • [2] Asynchronous design by conversion: Converting synchronous circuits into asynchronous ones
    Branover, A
    Kol, R
    Ginosar, R
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 870 - 875
  • [3] Comparison of RTL Conversion and GL Conversion from Synchronous Circuits to Asynchronous Circuits
    Semba, Shogo
    Saito, Hiroshi
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [4] Automated Synchronous-to-Asynchronous Circuits Conversion: A Survey
    Simlastik, Martin
    Stopjakova, Viera
    [J]. INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 348 - 358
  • [5] Synchronous emulation of asynchronous circuits
    OLeary, J
    Brown, G
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (02) : 205 - 209
  • [6] UPPER LIMIT OF CONVERSION EFFICIENCY OF ASYNCHRONOUS DIGITAL DATA TO SYNCHRONOUS DATA
    GORYACHEV, GA
    MURAVCHIK, PN
    [J]. TELECOMMUNICATIONS AND RADIO ENGINEERING, 1977, 31-2 (06) : 41 - 45
  • [7] Characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits
    Hamad, Ghaith Bany
    Hasan, Syed Rafay
    Mohamed, Otmane Ait
    Savaria, Yvon
    [J]. MICROELECTRONICS RELIABILITY, 2015, 55 (01) : 238 - 250
  • [8] Simulation and modeling of substrate noise generation from synchronous and asynchronous digital logic circuits
    Harken, Christopher
    Le, Jim
    Fiez, Terri S.
    Mayaram, Kartikeya
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 845 - 848
  • [9] Synchronous and asynchronous A-D conversion
    Kinniment, D
    Yakovlev, A
    Gao, B
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) : 217 - 220
  • [10] Conversion and Interfacing Techniques for Asynchronous Circuits
    Ferringer, Markus
    [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 11 - 16
12345