Synchronous Full-Scan for Asynchronous Handshake Circuits

被引:0
|
作者
Frank te Beest
Ad Peeters
Kees van Berkel
Hans Kerkhoff
机构
[1] University of Twente,MESA + Research Institute
[2] Testable Design and Test of Microsystems,undefined
[3] Philips Research Laboratories,undefined
[4] Electronic Design & Tools,undefined
[5] Philips Research Laboratories,undefined
[6] Information and Software Technology,undefined
来源
关键词
asynchronous circuits; DFT; scan design; LSSD; L1L2*;
D O I
暂无
中图分类号
学科分类号
摘要
Handshake circuits form a special class of asynchronous circuits that has enabled the industrial exploitation of the asynchronous potential such as low power, low electromagnetic emission, and increased cryptographic security. In this paper we present a test solution for handshake circuits that brings synchronous test-quality to asynchronous circuits. We add a synchronous mode of operation to handshake circuits that allows full controllability and observability during test. This technique is demonstrated on some industrial examples and gives over 99% stuck-at fault coverage, using test-pattern generators developed for synchronous circuits. The paper describes how such a full-scan mode can be achieved, including an approach to minimize the number of dummy latches in case latches are used in the data path of the handshake circuit.
引用
收藏
页码:397 / 406
页数:9
相关论文
共 50 条
  • [41] Scan Test Strategy for Asynchronous-Synchronous Interfaces
    Octavian Petre
    Hans G. Kerkhoff
    Journal of Electronic Testing, 2004, 20 : 639 - 645
  • [42] Scan test strategy for asynchronous-synchronous interfaces
    Petre, O
    Kerkhoff, HG
    EIGHTH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2003, : 43 - 48
  • [43] Automatic scan insertion and test generation for asynchronous circuits
    Beest, FT
    Peeters, A
    Verra, M
    van Berkel, K
    Kerkhoff, H
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 804 - 813
  • [44] A partial scan based test generation for asynchronous circuits
    Vasudevan, D. P.
    Efthymiou, A.
    2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, : 186 - 189
  • [45] Automatic scan insertion and pattern generation for asynchronous circuits
    Efthymiou, A
    Sotiriou, C
    Edwards, D
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 672 - 673
  • [46] Partial scan delay fault testing of asynchronous circuits
    Kishinevsky, M
    Kondratyev, A
    Lavagno, L
    Saldanha, A
    Taubin, A
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 728 - 735
  • [47] Reimbursing the handshake overhead of asynchronous circuits using compiler pre-synthesis optimizations
    Zamanzadeh, S.
    Mirza-Aghatabar, M.
    Najibi, M.
    Pedram, H.
    Sadeghi, A.
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 290 - +
  • [48] Design of asynchronous circuits using synchronous CAD tools
    Kondratyev, A
    Lwin, K
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (04): : 107 - 117
  • [49] Desynchronization: Synthesis of asynchronous circuits from synchronous specifications
    Cortadella, Jordi
    Kondratyev, Alex
    Lavagno, Luciano
    Sotiriou, Christos P.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 1904 - 1921
  • [50] Dental and Maxillofacial Cone Beam Computed Tomography Dose Index in Full-Fan and Full-Scan Mode
    Jia, S.
    Zhang, L.
    Xing, Y.
    Gao, H.
    MEDICAL PHYSICS, 2020, 47 (06) : E524 - E525