Dynamic Context Management for Coarse-grained Reconfigurable Array DSP Architecture

被引:0
|
作者
Liu, Yanliang
Dai, Peng
Wang, Xin'an
Zhang, Xing
Wei, Lai
Zhou, Yan
Sun, Yachun
机构
关键词
Coarse-grained Reconfigurable Array DSP Architecture; Context switch; Context reuse; Runtime reconfiguration (RTR); Partially Reconfiguration;
D O I
10.1109/ASICON.2009.5351603
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a novel technique of dynamic context management scheme for coarse-grained reconfigurable array DSP architecture, which effectively reduces the power consumption and speedup reconfigurable process. The technique permits background loading of configuration data without interrupting the regular execution, overlapping computation with reconfiguration. And stored configurations can be switched dramatically reducing reconfiguration overhead if the next configuration is present in one of the alternate contexts. The proposed technique has been verified in ReMAP (Reconfigurable Multi-media Array Processors) with the Discrete Cosine Transform (DCT) of H.264 and its performance exceed other DSP and multimedia extension architectures by 1.2x to 6.2x. ReMAP was fabricated with SMIC's 0.18um CMOS process mainly for multi-media applications(1).
引用
下载
收藏
页码:79 / 82
页数:4
相关论文
共 50 条
  • [21] Dynamic Scheduling of Pipelined Functional Units in Coarse-Grained Reconfigurable Array Elements
    Kaesgen, Philipp S.
    Weinhardt, Markus
    Hochberger, Christian
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2019, 2019, 11479 : 156 - 167
  • [22] Architectural exploration of the ADRES coarse-grained reconfigurable array
    Bouwens, Frank
    Berekovic, Mladen
    Kanstein, Andreas
    Gaydadjiev, Georgi
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 1 - +
  • [23] Mapping Tasks to a Dynamically Reconfigurable Coarse-Grained Array
    Moghaddam, Mansureh S.
    Paul, Kolin
    Balakrishnan, M.
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 33 - 33
  • [24] COARSE-GRAINED DYNAMICALLY RECONFIGURABLE ARCHITECTURE WITH FLEXIBLE RELIABILITY
    Alnajjar, Dawood
    Ko, Younghun
    Imagawa, Takashi
    Konoura, Hiroaki
    Hiromoto, Masayuki
    Mitsuyama, Yukio
    Hashimoto, Masanori
    Ochi, Hiroyuki
    Onoye, Takao
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 186 - +
  • [25] Reducing Configuration Contexts for Coarse-grained Reconfigurable Architecture
    Yin, Shouyi
    Yin, Chongyong
    Liu, Leibo
    Zhu, Min
    Wang, Yansheng
    Wei, Shaojun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 121 - 124
  • [26] A coarse-grained reconfigurable architecture supporting flexible execution
    Hironaka, T
    Fukuda, T
    Goto, Y
    Tanigawa, K
    Kawasaki, T
    Kojima, A
    SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 448 - 449
  • [27] Design and Analysis of Layered Coarse-Grained Reconfigurable Architecture
    Rakossy, Zoltan Endre
    Naphade, Tejas
    Chattopadhyay, Anupam
    2012 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2012,
  • [28] A Scalable Scheduling Algorithm for Coarse-Grained Reconfigurable Architecture
    Park, Hae-woo
    Kim, Wonsub
    Yoo, Donghoon
    Ryu, Soojung
    Kim, Jeongwook
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 542 - 543
  • [29] Efficient AES cipher on coarse-grained reconfigurable architecture
    Wang, Chao
    Cao, Peng
    Yang, Jun
    IEICE ELECTRONICS EXPRESS, 2017, 14 (11):
  • [30] A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance
    Wan, Lu
    Dong, Chen
    Chen, Deming
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012