Dynamic Context Management for Coarse-grained Reconfigurable Array DSP Architecture

被引:0
|
作者
Liu, Yanliang
Dai, Peng
Wang, Xin'an
Zhang, Xing
Wei, Lai
Zhou, Yan
Sun, Yachun
机构
关键词
Coarse-grained Reconfigurable Array DSP Architecture; Context switch; Context reuse; Runtime reconfiguration (RTR); Partially Reconfiguration;
D O I
10.1109/ASICON.2009.5351603
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a novel technique of dynamic context management scheme for coarse-grained reconfigurable array DSP architecture, which effectively reduces the power consumption and speedup reconfigurable process. The technique permits background loading of configuration data without interrupting the regular execution, overlapping computation with reconfiguration. And stored configurations can be switched dramatically reducing reconfiguration overhead if the next configuration is present in one of the alternate contexts. The proposed technique has been verified in ReMAP (Reconfigurable Multi-media Array Processors) with the Discrete Cosine Transform (DCT) of H.264 and its performance exceed other DSP and multimedia extension architectures by 1.2x to 6.2x. ReMAP was fabricated with SMIC's 0.18um CMOS process mainly for multi-media applications(1).
引用
收藏
页码:79 / 82
页数:4
相关论文
共 50 条
  • [41] CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays
    Filho, Julio Oliveira
    Masekowsky, Stephan
    Schweizer, Thomas
    Rosenstiel, Wolfgang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1247 - 1259
  • [42] A coarse-grained FPGA architecture for reconfigurable baseband modulator/demodulator
    Wu, W
    Chin, SS
    Hong, SJ
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1613 - 1618
  • [43] MT-ADRES: Multithreading on coarse-grained reconfigurable architecture
    Wu, Kehuai
    Kanstein, Andreas
    Madsen, Jan
    Berekovic, Mladen
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 26 - +
  • [44] Mixed-granularity Parallel Coarse-grained Reconfigurable Architecture
    Deng, Jinyi
    Zhang, Linyun
    Wang, Lei
    Liu, Jiawei
    Deng, Kexiang
    Tang, Shibin
    Gu, Jiangyuan
    Han, Boxiao
    Xu, Fei
    Liu, Leibo
    Wei, Shaojun
    Yin, Shouyi
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 343 - 348
  • [45] Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture
    Becker, J
    Pionteck, T
    Habermann, C
    Glesner, M
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 41 - 46
  • [46] CORAL: Coarse-grained Reconfigurable Architecture for ConvoLutional Neural Networks
    Yuan, Zhe
    Liu, Yongpan
    Yue, Jinshan
    Li, Jinyang
    Yang, Huazhong
    2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,
  • [47] Architecture exploration and tools for pipelined coarse-grained reconfigurable arrays
    Stock, Florian
    Koch, Andreas
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 53 - 58
  • [48] MapReduce inspired loop mapping for coarse-grained reconfigurable architecture
    Yin ShouYi
    Shao ShengJia
    Liu LeiBo
    Wei ShaoJun
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (12) : 1 - 14
  • [49] Allocating resources based on a model of coarse-grained reconfigurable architecture
    Zhang, Huizhen
    Pan, Yubiao
    Zhang, Yiwen
    Wang, Cheng
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (10): : 7272 - 7278
  • [50] Accurate constraints aware mapping on Coarse-Grained Reconfigurable Architecture
    Zhang, Peng
    Luo, Huiqiang
    Man, K. L.
    2011 NINTH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS WORKSHOPS (ISPAW), 2011, : 39 - 44