Dynamic Context Management for Coarse-grained Reconfigurable Array DSP Architecture

被引:0
|
作者
Liu, Yanliang
Dai, Peng
Wang, Xin'an
Zhang, Xing
Wei, Lai
Zhou, Yan
Sun, Yachun
机构
关键词
Coarse-grained Reconfigurable Array DSP Architecture; Context switch; Context reuse; Runtime reconfiguration (RTR); Partially Reconfiguration;
D O I
10.1109/ASICON.2009.5351603
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a novel technique of dynamic context management scheme for coarse-grained reconfigurable array DSP architecture, which effectively reduces the power consumption and speedup reconfigurable process. The technique permits background loading of configuration data without interrupting the regular execution, overlapping computation with reconfiguration. And stored configurations can be switched dramatically reducing reconfiguration overhead if the next configuration is present in one of the alternate contexts. The proposed technique has been verified in ReMAP (Reconfigurable Multi-media Array Processors) with the Discrete Cosine Transform (DCT) of H.264 and its performance exceed other DSP and multimedia extension architectures by 1.2x to 6.2x. ReMAP was fabricated with SMIC's 0.18um CMOS process mainly for multi-media applications(1).
引用
下载
收藏
页码:79 / 82
页数:4
相关论文
共 50 条
  • [31] Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture
    Alnajjar, Dawood
    Konoura, Hiroaki
    Ko, Younghun
    Mitsuyama, Yukio
    Hashimoto, Masanori
    Onoye, Takao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (12) : 2165 - 2178
  • [32] CCP: Configuration Context based Prefetching to Improve Coarse-Grained Reconfigurable Array Performance
    Yang, Chen
    Hou, Jia
    Wang, Yizhou
    Zhou, Qi
    Geng, Li
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 107 - 108
  • [33] A Reconfigurable Memory Architecture for System Integration of Coarse-Grained Reconfigurable Arrays
    Sousa, Ericles
    Tanase, Alexandru
    Hannig, Frank
    Teich, Juergen
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [34] Dynamic Communication in a Coarse Grained Reconfigurable Array
    Panda, Robin
    Hauck, Scott
    2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 25 - 28
  • [35] Zippy - A coarse-grained reconfigurable array with support for hardware virtualization
    Plessl, C
    Platzner, M
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 213 - 218
  • [36] Still image processing on coarse-grained reconfigurable array architectures
    Hartmann, Matthias
    Pantazis, Vassilis
    Aa, Tom Vander
    Berekovic, Mladen
    Hochberger, Christian
    de Sutter, Bjorn
    2007 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2007, : 67 - +
  • [37] A Novel LDPC Decoder Based on Coarse-Grained Reconfigurable Array
    Gong, Yu
    Xu, Tingting
    Chen, Zhuang
    Liu, Bo
    2016 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB2016), 2016,
  • [38] Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
    Hartmann, Matthias
    Pantazis, Vasileios
    Vander Aa, Tom
    Berekovic, Mladen
    Hochberger, Christian
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2010, 60 (02): : 225 - 237
  • [39] Interconnect Power Analysis for a Coarse-Grained Reconfigurable Array Processor
    Berekovic, Mladen
    Bouwens, Frank
    Aa, Tom Vander
    Verkest, Diederik
    INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 : 449 - +
  • [40] Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
    Matthias Hartmann
    Vasileios (Vassilis) Pantazis
    Tom Vander Aa
    Mladen Berekovic
    Christian Hochberger
    Journal of Signal Processing Systems, 2010, 60 : 225 - 237