Reducing Configuration Contexts for Coarse-grained Reconfigurable Architecture

被引：0

作者：

Yin, Shouyi ^{[1
]}

Yin, Chongyong ^{[1
]}

Liu, Leibo ^{[1
]}

Zhu, Min ^{[1
]}

Wang, Yansheng ^{[1
]}

Wei, Shaojun ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Res Ctr Mobile Comp, Beijing 100084, Peoples R China

来源：

2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a configuration context reduction method for coarse-grained reconfigurable architecture (CGRA) is proposed. The proposed method exploits the structure correlation of computation tasks that are mapped onto CGRA and reduce the redundancies in configuration context. Experimental results show that the proposed method can averagely reduce the configuration context size up to 57% and speed up the execution up to 28.7%.

引用

页码：121 / 124

页数：4

共 50 条

[1] Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture
Yin, Shouyi
Yin, Chongyong
Liu, Leibo
Zhu, Min
Wei, Shaojun
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 335 - 344
[2] Optimization of Coarse-Grained Reconfigurable Processor Based on Dynamic Decompression of Configuration Contexts
Ji, Cheng
Zhang, Dongming
Gong, Yu
Liu, Bo
[J]. PROCEEDINGS OF 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2015), 2015, : 808 - 811
[3] POWER-EFFICIENT CONFIGURATION CACHE STRUCTURE FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURE
Kim, Yoonjin
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
[4] Coarse-grained reconfigurable architecture with low cost configuration data compression mechanism
Tanigawa, K
Kawasaki, T
Hironaka, T
[J]. 2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 311 - 314
[5] A Coarse-Grained Reconfigurable Architecture for a PRET Machine
Siqueira, Hadley
Kreutz, Marcio
[J]. 2018 VIII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC 2018), 2018, : 237 - 242
[6] Coarse-Grained Reconfigurable Computing with the Versat Architecture
Lopes, Joao D.
Vestias, Mario P.
Duarte, Rui Policarpo
Neto, Horacio C.
de Sousa, Jose T.
[J]. ELECTRONICS, 2021, 10 (06) : 1 - 23
[7] Register file architecture optimization in a coarse-grained reconfigurable architecture
Kwok, Z
Wilton, SJE
[J]. FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 35 - 44
[8] COARSE-GRAINED DYNAMICALLY RECONFIGURABLE ARCHITECTURE WITH FLEXIBLE RELIABILITY
Alnajjar, Dawood
Ko, Younghun
Imagawa, Takashi
Konoura, Hiroaki
Hiromoto, Masayuki
Mitsuyama, Yukio
Hashimoto, Masanori
Ochi, Hiroyuki
Onoye, Takao
[J]. FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 186 - +
[9] A New Array Fabric for Coarse-Grained Reconfigurable Architecture
Kim, Yoonjin
Mahapatra, Rabi N.
[J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 584 - 591
[10] A coarse-grained reconfigurable architecture supporting flexible execution
Hironaka, T
Fukuda, T
Goto, Y
Tanigawa, K
Kawasaki, T
Kojima, A
[J]. SEVENTH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND GRID IN ASIA PACIFIC REGION, PROCEEDINGS, 2004, : 448 - 449

← 1 2 3 4 5 →