Decreased effectiveness of on-chip decoupling capacitance in high-frequency operation

被引:4
|
作者
Yamamoto, Hiroshi [1 ]
Davis, Jeffrey A.
机构
[1] NEC Elect Corp, Core Dev Div, Kawasaki, Kanagawa 2118668, Japan
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
capacitance; noise; power distribution; switching circuits;
D O I
10.1109/TVLSI.2007.898670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper shows the decreased effectiveness of on-chip decoupling capacitance in high-frequency operation. On-chip decoupling capacitance is often used to decrease the variation of the propagation delay caused by power/ground noise, i.e., dynamic IR-drop and/or delta-I noise. However, it is shown in this paper that decoupling capacitance is only effective for coping with dynamic IR-drop if the recharging time between switching events is sufficient. In other words, the effectiveness of decoupling capacitance for dynamic IR-drop in high-frequency operation is less than that of a fully-charged decoupling capacitor. The recharging time and the effectiveness of a decoupling capacitor depend on the propagation delay of the average circuit path which is. used to determine the total switching current of a given macro/chip and clock cycle time. If the propagation delay of the critical paths is approximately equal to that of the average circuit path, then it is shown in this paper that adding decoupling capacitance never improves the maximum frequency of the system due to dynamic IR-drop limitations. On the other hand, if the propagation delay of the critical paths is larger than that of the average circuit path, then the maximum frequency is improved by adding decouphing capacitance. In both cases, a new metric, called the apparent capacitance, can be used to help make correct decisions about decoupling capacitance planning.
引用
收藏
页码:649 / 659
页数:11
相关论文
共 50 条
  • [31] Power grid automatic metal filling algorithm forming maximum on-chip decoupling capacitance
    Tork, A.
    AbulMakarem, M.
    Dessouky, M.
    [J]. IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 157 - 159
  • [32] A New Capacitance-to-Frequency Converter for On-Chip Capacitance Measurement and Calibration in CMOS Technology
    Zhu, Dongdi
    Mo, Jiongjiong
    Xu, Shiyi
    Shang, Yongheng
    Wang, Zhiyu
    Huang, Zhengliang
    Yu, Faxin
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (03): : 393 - 397
  • [33] Behavior of switching noise and electromagnetic radiation in relation to package properties and on-chip decoupling capacitance
    Sudo, Toshio
    [J]. 2006 17TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2006, : 568 - 573
  • [34] On-chip decoupling capacitance and P/G wire co-optimization for dynamic noise
    Zhao, Min
    Panda, Rajendran
    Reschke, Ben
    Fu, Yuhong
    Mewett, Trudi
    Chandrasekaran, Sri
    Sundareswaran, Savithri
    Yan, Shu
    [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 162 - +
  • [35] Broadband On-Chip Transmission Line Characterization Used in High-Speed and High-Frequency Communications
    Huang, Chien-Chang
    Fu, Wen-Tsao
    Cheng, Kuan-Chien
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2021,
  • [36] Frequency- and Time-Domain Analysis of High-Frequency On-Chip Interconnects with Nonuniform Conductor Edges
    Manfredi, Paolo
    Vande Ginste, Dries
    De Zutter, Daniel
    [J]. 2015 IEEE 19TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2015,
  • [37] High-frequency analysis on surface micromachined on-chip transformers with stacked interwinding coil structures
    Yunas, Jumril
    Hamzah, Azrul Azlan
    Majlis, Burhanuddin Yeop
    [J]. JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (12)
  • [38] A 4-GHz Universal High-Frequency On-Chip Testing Platform for IP Validation
    Yang, Ping-Lin
    Lin, Cheng-Chung
    Kuo, Ming-Zhang
    Dhong, Sang-Hoo
    Lin, Chien-Min
    Huang, Kevin
    Peng, Ching-Nen
    Wang, Min-Jer
    [J]. 2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [39] Digital controller for high-frequency rectifiers with power factor correction suitable for on-chip implementation
    Prodic, Aleksandar
    [J]. 2007 POWER CONVERSION CONFERENCE - NAGOYA, VOLS 1-3, 2007, : 1483 - 1487
  • [40] Observation of high-frequency analog/RF electrical circuit characteristics by on-chip thermal measurements
    Altet, Josep
    Mateo, Diego
    Gonzalez, Jose Luis
    Aldrete-Vidrio, Eduardo
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3450 - +