共 50 条
- [21] Modeling the Effect of NMOS Gate Capacitance in an On-Chip Decoupling Capacitor PAA Countermeasure [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 121 - 124
- [22] Simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 433 - 441
- [24] Beyond Electrolytic Capacitor: High Frequency On-chip Micro Supercapacitor with Large Capacitance Density [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
- [26] High-Frequency Effects in Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 525 - 528
- [29] A New Capacitance-to-Frequency Converter for On-Chip Capacitance Measurement and Calibration in CMOS Technology [J]. Journal of Electronic Testing, 2016, 32 : 393 - 397
- [30] A model for on-chip decoupling capacitor effectiveness including gate leakage effects [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 299 - 302