Decreased effectiveness of on-chip decoupling capacitance in high-frequency operation

被引:4
|
作者
Yamamoto, Hiroshi [1 ]
Davis, Jeffrey A.
机构
[1] NEC Elect Corp, Core Dev Div, Kawasaki, Kanagawa 2118668, Japan
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
关键词
capacitance; noise; power distribution; switching circuits;
D O I
10.1109/TVLSI.2007.898670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper shows the decreased effectiveness of on-chip decoupling capacitance in high-frequency operation. On-chip decoupling capacitance is often used to decrease the variation of the propagation delay caused by power/ground noise, i.e., dynamic IR-drop and/or delta-I noise. However, it is shown in this paper that decoupling capacitance is only effective for coping with dynamic IR-drop if the recharging time between switching events is sufficient. In other words, the effectiveness of decoupling capacitance for dynamic IR-drop in high-frequency operation is less than that of a fully-charged decoupling capacitor. The recharging time and the effectiveness of a decoupling capacitor depend on the propagation delay of the average circuit path which is. used to determine the total switching current of a given macro/chip and clock cycle time. If the propagation delay of the critical paths is approximately equal to that of the average circuit path, then it is shown in this paper that adding decoupling capacitance never improves the maximum frequency of the system due to dynamic IR-drop limitations. On the other hand, if the propagation delay of the critical paths is larger than that of the average circuit path, then the maximum frequency is improved by adding decouphing capacitance. In both cases, a new metric, called the apparent capacitance, can be used to help make correct decisions about decoupling capacitance planning.
引用
收藏
页码:649 / 659
页数:11
相关论文
共 50 条
  • [21] Modeling the Effect of NMOS Gate Capacitance in an On-Chip Decoupling Capacitor PAA Countermeasure
    Mayhew, Matthew
    Muresan, Radu
    [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 121 - 124
  • [22] Simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery
    Fu, JJ
    Luo, ZY
    Hong, XL
    Cai, YC
    Tan, SXD
    Pan, Z
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 433 - 441
  • [23] A Side-Channel Evaluation of On-chip Vdd Distribution Network with Decoupling Capacitance
    Selvam R.
    Tyagi A.
    [J]. SN Computer Science, 4 (1)
  • [24] Beyond Electrolytic Capacitor: High Frequency On-chip Micro Supercapacitor with Large Capacitance Density
    Xu, Sixing
    Xia, Fan
    Wang, Xiaohong
    [J]. 2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [25] High-Frequency Analysis of Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design
    Li, Hong
    Banerjee, Kaustav
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (10) : 2202 - 2214
  • [26] High-Frequency Effects in Carbon Nanotube Interconnects and Implications for On-Chip Inductor Design
    Li, Hong
    Banerjee, Kaustav
    [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 525 - 528
  • [27] Integrated CMOS-MEMS with on-chip readout electronics for high-frequency applications
    Verd, J.
    Uranga, A.
    Teva, J.
    Lopez, J. L.
    Torres, F.
    Esteve, J.
    Abadal, G.
    Perez-Murano, F.
    Barniol, N.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2006, 27 (06) : 495 - 497
  • [28] High-frequency simulations and compact models compared with measurements for passive on-chip components
    Meuris, P
    Ciuprina, G
    Seebacher, E
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2005, 18 (03) : 189 - 201
  • [29] A New Capacitance-to-Frequency Converter for On-Chip Capacitance Measurement and Calibration in CMOS Technology
    Dongdi Zhu
    Jiongjiong Mo
    Shiyi Xu
    Yongheng Shang
    Zhiyu Wang
    Zhengliang Huang
    Faxin Yu
    [J]. Journal of Electronic Testing, 2016, 32 : 393 - 397
  • [30] A model for on-chip decoupling capacitor effectiveness including gate leakage effects
    Rius, J
    Meijer, M
    [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 299 - 302