共 50 条
- [1] A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 217 - 222
- [3] Simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 433 - 441
- [7] A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 505 - 510
- [10] Decoupling Capacitance Boosting for On-Chip Resonant Supply Noise Reduction [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 111 - 114