Power grid automatic metal filling algorithm forming maximum on-chip decoupling capacitance

被引:0
|
作者
Tork, A. [1 ]
AbulMakarem, M. [1 ]
Dessouky, M. [1 ]
机构
[1] Mentor Graph Egypt, Cairo, Egypt
关键词
metal filling; decoupling capacitance; power grid; automatic power grid generation; simultaneous switching noise;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
With the extensive scaling in transistor sizes, more functionality has gone on single chip. Modern mixed signal chips designers face problems regarding the supply noise due to the simultaneous switching noise (SSN). SSN is enforced on power supply grid due to switching digital circuits. Supply SSN gas a deep impact on nearby analog circuits performance. The need for supply decoupling capacitance by analog circuits is essential. MOS Decoupling capacitance are prone to process and temperature variations. In this paper, we present an algorithm for generating power distribution grid with maximum parasitic capacitance for power supply decoupling using free metal layers. The automatically generated layout is DRC free. The algorithm has been tested on 0.13u generic process producing 6.01pF for bottom plate capacitance and 2.34pF for side wall capacitance with a total capacitance of 8.35pF on 0.5mm x 0.5mm of chip area.
引用
收藏
页码:157 / 159
页数:3
相关论文
共 50 条
  • [1] A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming
    Zhao, Min
    Panda, Rajendran
    Sundareswaran, Savithri
    Yan, Shu
    Fu, Yuhong
    [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 217 - 222
  • [2] Greedy Algorithm for the On-Chip Decoupling Capacitance Optimization to Satisfy the Voltage Drop Constraint
    Tanaka, Mikiko Sode
    Togawa, Nozomu
    Yanagisawa, Masao
    Goto, Satoshi
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (12) : 2482 - 2489
  • [3] Simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery
    Fu, JJ
    Luo, ZY
    Hong, XL
    Cai, YC
    Tan, SXD
    Pan, Z
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 433 - 441
  • [4] Resonance and damping in CMOS circuits with on-chip decoupling capacitance
    Larsson, P
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1998, 45 (08) : 849 - 858
  • [5] Radiated harmonics characterization of CMOS test chip with on-chip decoupling capacitance
    Sudo, T
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2005, E88B (08) : 3195 - 3199
  • [6] Optimal Allocation of LDOs and Decoupling Capacitors within a Distributed On-Chip Power Grid
    Sadat, Sayed Abdullah
    Canbolat, Mustafa
    Kose, Selcuk
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2018, 23 (04)
  • [7] A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery
    Fu, JJ
    Luo, ZY
    Hong, XL
    Cai, Y
    Tan, SXD
    Pan, Z
    [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 505 - 510
  • [8] A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery
    Fu, JJ
    Luo, ZY
    Hong, XL
    Cai, YC
    Tan, SXD
    Pan, Z
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3273 - 3280
  • [9] Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance
    Larsson, P
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (04) : 574 - 576
  • [10] Decoupling Capacitance Boosting for On-Chip Resonant Supply Noise Reduction
    Kim, Jinmyoung
    Nakura, Toru
    Takata, Hidehiro
    Ishibashi, Koichiro
    Ikeda, Makoto
    Asada, Kunihiro
    [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 111 - 114