共 50 条
- [1] Decoupling Capacitance Boosting for On-Chip Resonant Supply Noise Reduction [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 111 - 114
- [2] Co-optimization of security and accessibility to on-chip instruments [J]. 2023 IEEE 24TH LATIN AMERICAN TEST SYMPOSIUM, LATS, 2023,
- [3] On-chip decoupling capacitor optimization for noise and leakage reduction [J]. 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, 2003, : 251 - 255
- [4] Simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 433 - 441
- [6] Behavior of switching noise and electromagnetic radiation in relation to package properties and on-chip decoupling capacitance [J]. 2006 17TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2006, : 568 - 573
- [9] On-Chip Decoupling Capacitor Optimization Technique [J]. 2017 IEEE 37TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2017, : 116 - 118
- [10] Machine Learned Machines: Adaptive Co-optimization of Caches, Cores, and On-chip Network [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 253 - 256